Design of interfaces between high speed data converters and high performance FPGAs for software defined radio applications

Software defined radio (SDR) is a vast and emerging field that requires the design of various technologies such as antenna, RF, IF, and digital baseband subsystems. Among all these technologies, data converters that convert signals between analog and digital domains are highly crucial. On the other...

Full description

Saved in:
Bibliographic Details
Published in:Telecommunication systems 2019-08, Vol.71 (4), p.601-614
Main Authors: Balakrishnan, Mahadevan, Meerja, Khalim Amjad, Gundugonti, Kishore Kumar, Kalva, Sri Rama Krishna
Format: Article
Language:English
Subjects:
Analog to digital conversion
Applications programs
Artificial Intelligence
Business and Management
Computer Communication Networks
Data converters
Design
Digital to analog conversion
Domains
Field programmable gate arrays
Gate arrays
Interfaces
IT in Business
Low voltage
Metal oxide semiconductors
Probability Theory and Stochastic Processes
Software
Software radio
Subsystems
Telecommunications systems
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Software defined radio (SDR) is a vast and emerging field that requires the design of various technologies such as antenna, RF, IF, and digital baseband subsystems. Among all these technologies, data converters that convert signals between analog and digital domains are highly crucial. On the other hand field programmable gate arrays (FPGAs) based platforms are being preferred for evaluating and implementing the digital communication concepts due to their programmability and reconfigurability. As a result they are well suited for the design of SDR technology. In this research work, we develop a platform where high-speed data converters are interfaced with high performance FPGAs. Interfaces are designed for analog-to-digital convertors (ADC) and digital-to-analog convertors (DAC) to communicate with FPGAs. For the interface design between ADC and FPGA, a double data rate and a low voltage differential signalling based serial output is adopted. And, for the interface design between DAC and other FPGA, parallel complementary metal oxide semiconductor outputs are used. To reconfigure the modes and parameters of the data convertors, serial peripheral interface data controllers have been designed. We have through simulations evaluated the performance of our designed interfaces between data convertors and FPGAs.
ISSN:1018-4864
1572-9451
DOI:10.1007/s11235-018-00539-3