Design of Multiplexer-Based D Flip-Flop with Set and Reset Ability in Quantum Dot Cellular Automata Nanotechnology

Despite many advances in the electronics industry, much effort is being made to improve existing technologies. One of the proposed technologies in this field is the Quantum Cellular Automata (QCA), which provides low power, low area, high density, and high-speed structures. Latches and flip-flops ar...

Full description

Saved in:
Bibliographic Details
Published in:International journal of theoretical physics 2019-03, Vol.58 (3), p.687-699
Main Authors: Binaei, Reza, Gholami, Mohammad
Format: Article
Language:English
Subjects:
Cellular automata
Circuit design
Delay
Design
Design optimization
Elementary Particles
Flip-flops
Latches
Mathematical and Computational Physics
Multiplexing
Nanotechnology
Physics
Physics and Astronomy
Quantum dots
Quantum Field Theory
Quantum Physics
Structural stability
Theoretical
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Despite many advances in the electronics industry, much effort is being made to improve existing technologies. One of the proposed technologies in this field is the Quantum Cellular Automata (QCA), which provides low power, low area, high density, and high-speed structures. Latches and flip-flops are always the most commonly used circuits in digital design, and designing these structures with greater stability and capability is very important. In this paper, with the use of the appropriate D latch in terms of volume and delay, the edge sensitive D flip-flops in the QCA technology are introduced with the ability of set and reset based on optimized multiplexer design. The simulation results show that the proposed designs are stable and useful structures in terms of area, delay and complexity and are suitable for use in the larger circuits. For example proposed synchronous rising edge D flip-flop with set and reset pins has 74 quantum cells, 2.5 clock cycles delay and 0.09μm 2 occupied area.
ISSN:0020-7748
1572-9575
DOI:10.1007/s10773-018-3967-0