Loading…

Effect of epoxy mold compound and package dimensions on the thermomechanical properties of a fan-out package

The fan-out wafer level package (FOWLP) is the most common advanced package technology due to its higher I/O density, ultra-thin profile, high electrical performance, and low power consumption. However, warpage induced by the coefficient of thermal expansion (CTE) mismatch between different kinds of...

Full description

Saved in:
Bibliographic Details
Published in:Journal of materials science. Materials in electronics 2020-05, Vol.31 (9), p.6835-6842
Main Authors: Jeong, Haksan, Jung, Kwang-Ho, Lee, Choong-Jae, Min, Kyung Deuk, Myung, Woo-Ram, Jung, Seung-Boo
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The fan-out wafer level package (FOWLP) is the most common advanced package technology due to its higher I/O density, ultra-thin profile, high electrical performance, and low power consumption. However, warpage induced by the coefficient of thermal expansion (CTE) mismatch between different kinds of materials is a mechanical issue in FOWLPs. We investigated the warpage of fan-out package (FO package) components molded by EMC (with 3 kinds of materials) for two mold thicknesses. The fan-out package component was fabricated with Si chips (three thicknesses). The warpage of the fan-out package component from room temperature to 260 °C decreased with increasing chip thickness and mold thickness. Finite element method (FEM) analysis showed that the warpage of the fan-out package at 25 °C decreased when the CTE mismatch between the EMC and Si chip decreased. The warpage of the fan-out package at 260 °C decreased with decreasing modulus of the EMC due to a lower stress relaxation. The electrical resistance of the FOWLP component increased more than 2.5 times after temperature–humidity and thermal shock testing. The warpage decreased with increasing EMC thickness, decreasing chip thickness, a lower CTE of the EMC, and a lower modulus of the EMC.
ISSN:0957-4522
1573-482X
DOI:10.1007/s10854-020-03243-8