Implementing Cryptographic Pairings on ARM dual-core Processors

In this paper, we explore the parallelization capabilities of the ARM processing system embedded in a Zynq device for a software implementation of the optimal Ate pairing. First, the use of the NEON coprocessor was evaluated. It was found that on ARM v7 Cortex-A9 processors the computation of the op...

Full description

Saved in:
Bibliographic Details
Published in:Revista IEEE América Latina 2019-02, Vol.18 (2), p.232-240
Main Authors: Cuiman Marquez, Raudel, Cabrera Sarmiento, Alejandro Jose, Sanchez-Solano, Santiago
Format: Article
Language:eng ; por ; spa
Subjects:
Arithmetic
Computation
Cryptography
Embedded systems
Microprocessors
Neon
Parallel processing
Processors
Schedules
Software
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we explore the parallelization capabilities of the ARM processing system embedded in a Zynq device for a software implementation of the optimal Ate pairing. First, the use of the NEON coprocessor was evaluated. It was found that on ARM v7 Cortex-A9 processors the computation of the optimal Ate pairing based on NEON does not perform better than an optimized ARM-assembly equivalent implementation. Therefore, we moved to explore the parallelization of pairing computation using a dual-core processing approach. By organizing operations of line evaluation and point arithmetic formulas to have little data dependency, it was possible to schedule independent operations to be perfomed simultaneously in separate cores of an ARM dual-core Cortex-A9 processor. The same principle was applied in the arithmetic procedures of the extension fields. In this way, our software is able to perform 25.6% and 6.6% faster than the best two implementations previously reported on ARM Cortex-A9 processors.
ISSN:1548-0992
1548-0992
DOI:10.1109/TLA.2019.9082233