Loading…
Panel-Level Fan-Out RDL-First Packaging for Heterogeneous Integration
In this article, the fan-out chip-last panel-level packaging for heterogeneous integration is investigated. Emphasis is placed on the design, materials, process, fabrication, and simulation of thermomechanical reliability of a heterogeneous integration of one large chip (10 mm \times 10 mm) and tw...
Saved in:
Published in: | IEEE transactions on components, packaging, and manufacturing technology (2011) packaging, and manufacturing technology (2011), 2020-07, Vol.10 (7), p.1125-1137 |
---|---|
Main Authors: | , , , , , , , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | In this article, the fan-out chip-last panel-level packaging for heterogeneous integration is investigated. Emphasis is placed on the design, materials, process, fabrication, and simulation of thermomechanical reliability of a heterogeneous integration of one large chip (10 mm \times 10 mm) and two small chips (7 mm \times 5 mm) by a fan-out method with a redistribution-layer (RDL)-first substrate fabricated on a 515 mm \times510 mm panel. Reliability assessment by thermomechanical simulation includes thermal cycling of the heterogeneous integration of the three-chip package on a printed circuit board (PCB) assembly that is performed by a nonlinear temperature- and time-dependent finite-element simulation. |
---|---|
ISSN: | 2156-3950 2156-3985 |
DOI: | 10.1109/TCPMT.2020.2996658 |