Low power 9-bit 500 kS/s 2-stage cyclic ADC using OTA variable bias current

• Published in: Analog integrated circuits and signal processing 2020-10, Vol.105 (1), p.45-55
• Main Authors: Díaz-Madrid, José Ángel, Doménech-Asensi, Ginés, Ruiz-Merino, Ramón, Zapata, Juan, Martínez, José Javier
• Format: Article
• Language: English
• Subjects: Analog circuits; Analog to digital converters; Bias; Circuits; Circuits and Systems; CMOS; Conversion; Electrical Engineering; Engineering; Figure of merit; Operational amplifiers; Sampling; Signal,Image and Speech Processing; Transconductance
• ISSN: 0925-1030; 1573-1979
• DOI: 10.1007/s10470-020-01700-2

This paper presents a 9-bit, 2-stage cyclic analog to digital converter (ADC) with a variable bias current control circuitry to reduce its power dissipation. Each stage outputs a three-bit digital word and the circuit requires four subcycles to perform a whole conversion. Since the accuracy required is higher in the first stage and first subcycle and decreases in subsequent cycles, the bias current of each operational transconductance amplifier is regulated depending on the subcycle of the conversion process. The resolution and sampling frequency of the converter make it suitable to be integrated with 8-bit CMOS imagers with column-parallel ADC architectures. The ADC has been designed using a 1.2 V 110 nm CMOS technology and the circuit consumes 27.9 µW at a sampling rate of 500 kS/s. At this sampling rate and at a 32 kHz input frequency, the circuit achieves 56 dB of SNDR and 9 bit ENOB. The Figure of Merit is 109 fJ/step.