Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State

Tri-state nanoelectromechanical (NEM) memory switches are proposed for the implementation of high-impedance state 0 in addition to low-impedance states 1 and 2 for the improvement of conventional complementary metal-oxide-semiconductor-NEM (CMOS-NEM) reconfigurable logic (RL) operations. Although it...

Full description

Saved in:
Bibliographic Details
Published in:IEEE access 2020, Vol.8, p.202006-202012
Main Authors: Baek, Gwangryeol, Yoon, Jisoo, Choi, Woo Young
Format: Article
Language:English
Subjects:
CMOS
Design methodology
Design modifications
High impedance
Impedance
Metal oxides
nanoelectromechanical (NEM) memory switch
Nanoelectromechanical systems
Reconfigurable logic
reconfigurable logic (RL)
RL circuits
Routing
Switches
Throughput
tri-state operation
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3
cites cdi_FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3
container_end_page 202012
container_issue
container_start_page 202006
container_title IEEE access
container_volume 8
creator Baek, Gwangryeol
Yoon, Jisoo
Choi, Woo Young
description Tri-state nanoelectromechanical (NEM) memory switches are proposed for the implementation of high-impedance state 0 in addition to low-impedance states 1 and 2 for the improvement of conventional complementary metal-oxide-semiconductor-NEM (CMOS-NEM) reconfigurable logic (RL) operations. Although it is well known that the high impedance state of routing switches is essential to prevent the unnecessary data throughput of RL circuits, previously proposed NEM memory switches have only implemented binary states: states 1 and 2. On the contrary, our proposed NEM memory switches can have tri-states, which are achieved by modifying their operation methods and design guidelines.
doi_str_mv 10.1109/ACCESS.2020.3036189
format article
fullrecord <record><control><sourceid>proquest_doaj_</sourceid><recordid>TN_cdi_proquest_journals_2460858270</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9249244</ieee_id><doaj_id>oai_doaj_org_article_ed90b382abc5427d875a58c778579d01</doaj_id><sourcerecordid>2460858270</sourcerecordid><originalsourceid>FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3</originalsourceid><addsrcrecordid>eNpNUdtKxDAQLaKgqF_gS8DnrrlfHmXxsuDlYfU5psnUzdI2a1oR_95oRRwGZjgz58zAqaozgheEYHNxuVxerdcLiileMMwk0WavOqJEmpoJJvf_9YfV6ThucQldIKGOqpenHOv15CZAD25I0IGfcurBb9wQvevQPfQpf6L1R5z8BkbUpoymDaBVv-ugh6FQYxpQapFDt_F1U5cBBDd4QD-yJ9VB67oRTn_rcfV8ffW0vK3vHm9Wy8u72nOspzq0ilNvFIhGNYHJwDEmRFEvAxO4Ea00RnDZBM4kdUaKwFstDRfGN5z7hh1Xq1k3JLe1uxx7lz9tctH-ACm_Wpen6DuwEAxumKau8YJTFbQSTmivlBbKBEyK1vmstcvp7R3GyW7Tex7K-5ZyibXQVOGyxeYtn9M4Zmj_rhJsv52xszP22xn760xhnc2sCAB_DEN5Sc6-AJP-iNU</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2460858270</pqid></control><display><type>article</type><title>Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State</title><source>IEEE Xplore Open Access Journals</source><creator>Baek, Gwangryeol ; Yoon, Jisoo ; Choi, Woo Young</creator><creatorcontrib>Baek, Gwangryeol ; Yoon, Jisoo ; Choi, Woo Young</creatorcontrib><description>Tri-state nanoelectromechanical (NEM) memory switches are proposed for the implementation of high-impedance state 0 in addition to low-impedance states 1 and 2 for the improvement of conventional complementary metal-oxide-semiconductor-NEM (CMOS-NEM) reconfigurable logic (RL) operations. Although it is well known that the high impedance state of routing switches is essential to prevent the unnecessary data throughput of RL circuits, previously proposed NEM memory switches have only implemented binary states: states 1 and 2. On the contrary, our proposed NEM memory switches can have tri-states, which are achieved by modifying their operation methods and design guidelines.</description><identifier>ISSN: 2169-3536</identifier><identifier>EISSN: 2169-3536</identifier><identifier>DOI: 10.1109/ACCESS.2020.3036189</identifier><identifier>CODEN: IAECCG</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>CMOS ; Design methodology ; Design modifications ; High impedance ; Impedance ; Metal oxides ; nanoelectromechanical (NEM) memory switch ; Nanoelectromechanical systems ; Reconfigurable logic ; reconfigurable logic (RL) ; RL circuits ; Routing ; Switches ; Throughput ; tri-state operation</subject><ispartof>IEEE access, 2020, Vol.8, p.202006-202012</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3</citedby><cites>FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3</cites><orcidid>0000-0002-6923-998X ; 0000-0002-5515-2912 ; 0000-0002-5630-5634</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9249244$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,776,780,4009,27612,27902,27903,27904,54911</link.rule.ids></links><search><creatorcontrib>Baek, Gwangryeol</creatorcontrib><creatorcontrib>Yoon, Jisoo</creatorcontrib><creatorcontrib>Choi, Woo Young</creatorcontrib><title>Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State</title><title>IEEE access</title><addtitle>Access</addtitle><description>Tri-state nanoelectromechanical (NEM) memory switches are proposed for the implementation of high-impedance state 0 in addition to low-impedance states 1 and 2 for the improvement of conventional complementary metal-oxide-semiconductor-NEM (CMOS-NEM) reconfigurable logic (RL) operations. Although it is well known that the high impedance state of routing switches is essential to prevent the unnecessary data throughput of RL circuits, previously proposed NEM memory switches have only implemented binary states: states 1 and 2. On the contrary, our proposed NEM memory switches can have tri-states, which are achieved by modifying their operation methods and design guidelines.</description><subject>CMOS</subject><subject>Design methodology</subject><subject>Design modifications</subject><subject>High impedance</subject><subject>Impedance</subject><subject>Metal oxides</subject><subject>nanoelectromechanical (NEM) memory switch</subject><subject>Nanoelectromechanical systems</subject><subject>Reconfigurable logic</subject><subject>reconfigurable logic (RL)</subject><subject>RL circuits</subject><subject>Routing</subject><subject>Switches</subject><subject>Throughput</subject><subject>tri-state operation</subject><issn>2169-3536</issn><issn>2169-3536</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2020</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>DOA</sourceid><recordid>eNpNUdtKxDAQLaKgqF_gS8DnrrlfHmXxsuDlYfU5psnUzdI2a1oR_95oRRwGZjgz58zAqaozgheEYHNxuVxerdcLiileMMwk0WavOqJEmpoJJvf_9YfV6ThucQldIKGOqpenHOv15CZAD25I0IGfcurBb9wQvevQPfQpf6L1R5z8BkbUpoymDaBVv-ugh6FQYxpQapFDt_F1U5cBBDd4QD-yJ9VB67oRTn_rcfV8ffW0vK3vHm9Wy8u72nOspzq0ilNvFIhGNYHJwDEmRFEvAxO4Ea00RnDZBM4kdUaKwFstDRfGN5z7hh1Xq1k3JLe1uxx7lz9tctH-ACm_Wpen6DuwEAxumKau8YJTFbQSTmivlBbKBEyK1vmstcvp7R3GyW7Tex7K-5ZyibXQVOGyxeYtn9M4Zmj_rhJsv52xszP22xn760xhnc2sCAB_DEN5Sc6-AJP-iNU</recordid><startdate>2020</startdate><enddate>2020</enddate><creator>Baek, Gwangryeol</creator><creator>Yoon, Jisoo</creator><creator>Choi, Woo Young</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0002-6923-998X</orcidid><orcidid>https://orcid.org/0000-0002-5515-2912</orcidid><orcidid>https://orcid.org/0000-0002-5630-5634</orcidid></search><sort><creationdate>2020</creationdate><title>Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State</title><author>Baek, Gwangryeol ; Yoon, Jisoo ; Choi, Woo Young</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CMOS</topic><topic>Design methodology</topic><topic>Design modifications</topic><topic>High impedance</topic><topic>Impedance</topic><topic>Metal oxides</topic><topic>nanoelectromechanical (NEM) memory switch</topic><topic>Nanoelectromechanical systems</topic><topic>Reconfigurable logic</topic><topic>reconfigurable logic (RL)</topic><topic>RL circuits</topic><topic>Routing</topic><topic>Switches</topic><topic>Throughput</topic><topic>tri-state operation</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Baek, Gwangryeol</creatorcontrib><creatorcontrib>Yoon, Jisoo</creatorcontrib><creatorcontrib>Choi, Woo Young</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005–Present</collection><collection>IEEE Xplore Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Directory of Open Access Journals</collection><jtitle>IEEE access</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Baek, Gwangryeol</au><au>Yoon, Jisoo</au><au>Choi, Woo Young</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State</atitle><jtitle>IEEE access</jtitle><stitle>Access</stitle><date>2020</date><risdate>2020</risdate><volume>8</volume><spage>202006</spage><epage>202012</epage><pages>202006-202012</pages><issn>2169-3536</issn><eissn>2169-3536</eissn><coden>IAECCG</coden><abstract>Tri-state nanoelectromechanical (NEM) memory switches are proposed for the implementation of high-impedance state 0 in addition to low-impedance states 1 and 2 for the improvement of conventional complementary metal-oxide-semiconductor-NEM (CMOS-NEM) reconfigurable logic (RL) operations. Although it is well known that the high impedance state of routing switches is essential to prevent the unnecessary data throughput of RL circuits, previously proposed NEM memory switches have only implemented binary states: states 1 and 2. On the contrary, our proposed NEM memory switches can have tri-states, which are achieved by modifying their operation methods and design guidelines.</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/ACCESS.2020.3036189</doi><tpages>7</tpages><orcidid>https://orcid.org/0000-0002-6923-998X</orcidid><orcidid>https://orcid.org/0000-0002-5515-2912</orcidid><orcidid>https://orcid.org/0000-0002-5630-5634</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2169-3536
ispartof IEEE access, 2020, Vol.8, p.202006-202012
issn 2169-3536
2169-3536
language eng
recordid cdi_proquest_journals_2460858270
source IEEE Xplore Open Access Journals
subjects CMOS
Design methodology
Design modifications
High impedance
Impedance
Metal oxides
nanoelectromechanical (NEM) memory switch
Nanoelectromechanical systems
Reconfigurable logic
reconfigurable logic (RL)
RL circuits
Routing
Switches
Throughput
tri-state operation
title Tri-State Nanoelectromechanical Memory Switches for the Implementation of a High-Impedance State
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T19%3A21%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_doaj_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Tri-State%20Nanoelectromechanical%20Memory%20Switches%20for%20the%20Implementation%20of%20a%20High-Impedance%20State&rft.jtitle=IEEE%20access&rft.au=Baek,%20Gwangryeol&rft.date=2020&rft.volume=8&rft.spage=202006&rft.epage=202012&rft.pages=202006-202012&rft.issn=2169-3536&rft.eissn=2169-3536&rft.coden=IAECCG&rft_id=info:doi/10.1109/ACCESS.2020.3036189&rft_dat=%3Cproquest_doaj_%3E2460858270%3C/proquest_doaj_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c408t-df742c97e5b7bd36d4001172c6d350b5f699546bd4362a965d4f869459cb44cb3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2460858270&rft_id=info:pmid/&rft_ieee_id=9249244&rfr_iscdi=true