Loading…
1.6 Tbps Silicon Photonics Integrated Circuit and 800 Gbps Photonic Engine for Switch Co-Packaging Demonstration
We describe the performance of high bandwidth-density silicon photonic based integrated circuits (SiPh ICs) that enable the first fully functional photonic engine (PE) module co-packaged with an Ethernet switch. We demonstrate the 1.6 Tbps SiPh transmitter (Tx) IC that integrates on-die all the lase...
Saved in:
Published in: | Journal of lightwave technology 2021-02, Vol.39 (4), p.1155-1161 |
---|---|
Main Authors: | , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | We describe the performance of high bandwidth-density silicon photonic based integrated circuits (SiPh ICs) that enable the first fully functional photonic engine (PE) module co-packaged with an Ethernet switch. We demonstrate the 1.6 Tbps SiPh transmitter (Tx) IC that integrates on-die all the lasers, micro ring modulators, monitor photodetectors, spot size converters, and V-grooves that are needed to support sixteen 106.25 Gbps PAM4 optical transmit channels. This SiPh Tx, together with discrete receiver (Rx) SiPh ICs, enabled an 800 Gbps PE. The PE is designed to allow up to sixteen modules to be co-packaged around a high-bandwidth switch ASIC. The PE test results described in this article were obtained using sixteen 53.125 Gbps electrical channels that were multiplexed to drive eight simultaneously operating 106.25 Gbps optical channels. We report DR4 IEEE standards compliant high-speed optical eye performance as well as full link operation. Post-FEC error-free operation over temperature and over extended time duration is demonstrated on all channels. |
---|---|
ISSN: | 0733-8724 1558-2213 |
DOI: | 10.1109/JLT.2020.3039218 |