Loading…

Characteristics of InAs/GaSb Line-Tunneling FETs With Buried Drain Technique

The combination of the InAs/GaSb heterojunction and the line-tunneling mechanism is considered as one of the most promising approaches to simultaneously obtain high ON-state current ( {I}_{ \mathrm{\scriptscriptstyle ON}} ) and low subthreshold swing (SS) in tunneling field effect transistors (TFETs...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on electron devices 2021-04, Vol.68 (4), p.1537-1541
Main Authors: Lu, Bin, Cui, Yan, Guo, Aixin, Wang, Dawei, Lv, Zhijun, Zhou, Jiuren, Miao, Yuanhao
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The combination of the InAs/GaSb heterojunction and the line-tunneling mechanism is considered as one of the most promising approaches to simultaneously obtain high ON-state current ( {I}_{ \mathrm{\scriptscriptstyle ON}} ) and low subthreshold swing (SS) in tunneling field effect transistors (TFETs). However, in an InAs/GaSb line-tunneling field effect transistor (LTFET), the isolation between the source and the drain is a big issue. The leakage current path could lead to complete loss of the OFF-state characteristics in extreme cases. The "cantilever" or "airbridge" structure is usually introduced to cutoff the leakage path. However, it also induces serious reliability problems and brings additional process complexity. In this article, an N+ doped buried drain is first proposed to form a reverse biased p-n junction with the \text{P}\boldsymbol + source and effectively cuts the leakage current path off. The InAs \boldsymbol / GaSb LTFETs with this buried drain technique exhibits {I}_{ \mathrm{\scriptscriptstyle ON}} \boldsymbol / {I}_{ \mathrm{\scriptscriptstyle OFF}} > {10}^{{7}} and SS < 60 mV \boldsymbol / dec for five decades of current. Besides the excellent performance, the buried drain technique keeps the device planar and brings no additional fabrication complexity, which is of great significance for future experimental investigation and the low power applications.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2021.3059391