Loading…

Hidden Inverses: Coherent Error Cancellation at the Circuit Level

Coherent gate errors are a concern in many proposed quantum computing architectures. These errors can be effectively handled through composite pulse sequences for single-qubit gates, however, such techniques are less feasible for entangling operations. In this work, we benchmark our coherent errors...

Full description

Saved in:
Bibliographic Details
Published in:arXiv.org 2022-04
Main Authors: Zhang, Bichen, Majumder, Swarnadeep, Pak Hong Leung, Crain, Stephen, Wang, Ye, Chao, Fang, Debroy, Dripto M, Kim, Jungsang, Brown, Kenneth R
Format: Article
Language:English
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Coherent gate errors are a concern in many proposed quantum computing architectures. These errors can be effectively handled through composite pulse sequences for single-qubit gates, however, such techniques are less feasible for entangling operations. In this work, we benchmark our coherent errors by comparing the actual performance of composite single-qubit gates to the predicted performance based on characterization of individual single-qubit rotations. We then propose a compilation technique, which we refer to as hidden inverses, that creates circuits robust to these coherent errors. We present experimental data showing that these circuits suppress both overrotation and phase misalignment errors in our trapped ion system.
ISSN:2331-8422
DOI:10.48550/arxiv.2104.01119