A Diamond Shaped Multilevel Inverter With Dual Mode of Operation

This study presents a novel multilevel inverter structure that can operate in both switched capacitor and asymmetric DC source modes. In the first mode, it can produce seven-level output voltage employing two switched capacitors and one single DC supply. The five-level output voltage is produced whi...

Full description

Saved in:
Bibliographic Details
Published in:IEEE access 2021, Vol.9, p.59873-59887
Main Authors: Meraj, Sheikh Tanzim, Hasan, Mohammad Kamrul, Islam, Jahedul, El-Ebiary, Yousef A. Baker, Nebhen, Jamel, Hossain, Md. Moinul, Alam, Md. Khorshed, Vo, Nguyen
Format: Article
Language:English
Subjects:
Asymmetric inverter
boost inverter
Capacitors
Circuits
Diamond
High-voltage techniques
Inverters
multilevel inverter
power electronics
Pulse duration modulation
SPWM
Stress
switched capacitor
Switches
Through-silicon vias
Topology
Voltage gain
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This study presents a novel multilevel inverter structure that can operate in both switched capacitor and asymmetric DC source modes. In the first mode, it can produce seven-level output voltage employing two switched capacitors and one single DC supply. The five-level output voltage is produced while operating the second mode. The voltage ratio between the input and output voltage for the capacitor mode is 1:3 (triple voltage gain). During the first mode, the capacitor of the inverter is self -balanced whereas the inverter can produce higher voltage output in the DC source mode. The proposed inverter reduces the total standing voltage in both modes of operations as it can generate the output voltage without requiring any additional H-bridge circuit. The feasibility and predominate features of the proposed inverter have been established by comparing with existing topologies in terms of power components count. Results obtained from this study are validated using simulation employing sinusoidal pulse width modulation (SPWM). A hardware prototype has also been developed for further validation.
ISSN:2169-3536
2169-3536
DOI:10.1109/ACCESS.2021.3067139