Logic Design and Simulation of a 128-b AES Encryption Accelerator Based on Rapid Single-Flux-Quantum Circuits

A 128-b rapid single-flux-quantum (RSFQ) Advanced Encryption Standard (AES) encryption accelerator based on bit-slice architecture is proposed for the first time. Unlike the traditional methods, the method of looking up only one 256-B table to complete the entire AES round function is proposed. The...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on applied superconductivity 2021-09, Vol.31 (6), p.1-11
Main Authors: Zhou, Yan, Tang, Guang-Ming, Yang, Jia-Hong, Yu, Pei-Shi, Peng, Changgen
Format: Article
Language:English
Subjects:
Accelerator
Advanced Encryption Standard (AES)
Ciphers
Circuit design
Encryption
Galois fields
Hardware
Logic circuits
Logic design
Lookup tables
Microprocessors
rapid single flux quantum (RSFQ)
Simulation
Superconducting integrated circuits
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A 128-b rapid single-flux-quantum (RSFQ) Advanced Encryption Standard (AES) encryption accelerator based on bit-slice architecture is proposed for the first time. Unlike the traditional methods, the method of looking up only one 256-B table to complete the entire AES round function is proposed. The proposed method can reduce nearly 50% of the hardware cost compared to the traditional method. The simple lookup table, shift, and xor operations are used in the proposed accelerator where one 256-B table needs to be stored for lookup table operations. The RSFQ logic circuits of the proposed accelerator are designed and simulated at the logic level. It consists of 136 558 JJs based on the Open Dataset of CONNECT Cell Library for AIST ADP2. The simulation results show the proposed accelerator works correctly.
ISSN:1051-8223
1558-2515
DOI:10.1109/TASC.2021.3075604