Design and Implementation of Novel BRISI Lightweight Cipher for Resource Constrained Devices

The Internet of Things (IoT) and cyber-physical systems (CPS) has grown exponentially over the recent years, has motivated the development and deployment of the low resource devices for a wide range of applications in the IoT. Many such resource constrained devices are deployed to match the heteroge...

Full description

Saved in:
Bibliographic Details
Published in:Microprocessors and microsystems 2021-07, Vol.84, p.104267, Article 104267
Main Authors: Kumar V G, Kiran, Rai C, Shantharama
Format: Article
Language:English
Subjects:
Algorithms
BRIGHT Cipher
Correlation coefficients
Cyber-physical systems
Devices
Encryption
Histograms
Internet of Things
Internet of Things (IoT)
Lightweight
Lightweight cryptography
Low Resource Devices (LRD)
Security
SIMON cipher
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The Internet of Things (IoT) and cyber-physical systems (CPS) has grown exponentially over the recent years, has motivated the development and deployment of the low resource devices for a wide range of applications in the IoT. Many such resource constrained devices are deployed to match the heterogeneous application requirements of IoT and CPS systems, wherein privacy and security have emerged, as the most difficult challenges, as the constrained devices are not been designed to have security features. This paper presents a lightweight cipher, based on ARX (Addition-Modulo, Rotation and XOR) operations, Fiestel structure, an amalgamation of BRIGHT and SIMON structure, hence the name BRISI. The cipher encrypts 32-bit plaintext using 64-bit key. The software implementation is performed using MATLAB tool and it fulfils the Avalanche criterion, Key-sensitivity, correlation coefficient, entropy and histogram. The proposed design is simulated using Xilinx Vivado and is implemented on Nexys-4 DDR Artix-7 and Basys-3 Artix-7 FPGA family and is evaluated for (LUT and register) power and timing
ISSN:0141-9331
1872-9436
DOI:10.1016/j.micpro.2021.104267