A BIST Scheme for Bootstrapped Switches

This paper proposes a built-in self-test (BIST) scheme for detecting catastrophic faults in bootstrapped switches. The clock signal and the gate voltage of the sampling MOS transistor are taken as the observation signals in the proposed BIST scheme. Usually, the gate voltage of the sampling MOS tran...

Full description

Saved in:
Bibliographic Details
Published in:Electronics (Basel) 2021-07, Vol.10 (14), p.1661
Main Authors: Tang, Xiao-Bin, Tachibana, Masayoshi
Format: Article
Language:English
Subjects:
Circuits
Electric potential
Fault detection
Fault diagnosis
MOS devices
Power supply
Sampling
Self tests
Semiconductor devices
Simulation
Switches
Transistors
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3
cites cdi_FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3
container_end_page
container_issue 14
container_start_page 1661
container_title Electronics (Basel)
container_volume 10
creator Tang, Xiao-Bin
Tachibana, Masayoshi
description This paper proposes a built-in self-test (BIST) scheme for detecting catastrophic faults in bootstrapped switches. The clock signal and the gate voltage of the sampling MOS transistor are taken as the observation signals in the proposed BIST scheme. Usually, the gate voltage of the sampling MOS transistor is greater than or equal to the supply voltage when the switch is turn on, and such a voltage is not suitable for observation. To solve this problem, a low power supply voltage is provided for the bootstrapped switch to obtain a suitable observation voltage. The proposed BIST scheme and the circuit under test (CUT) are realized with transistor level. The proposed BIST scheme was simulated by HSPICE. The simulated fault coverage is approximately 87.9% with 66 test circuits.
doi_str_mv 10.3390/electronics10141661
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2554494623</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2554494623</sourcerecordid><originalsourceid>FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3</originalsourceid><addsrcrecordid>eNptUMFKAzEUDKJgqf0CLwsePK0meclmc2yL1kLBw9ZzyGZfcEvbrEmK-Peu1IMH5zIDM8zAEHLL6AOApo-4R5djOPYuMcoEqyp2QSacKl1qrvnlH31NZint6AjNoAY6IffzYrFutkXj3vGAhQ-xWISQU452GLArms8-j1a6IVfe7hPOfnlK3p6ftsuXcvO6Wi_nm9JBXefS29qCalvBpaOowPmu01474TSzFqmUzGNlW1TO0xaUol1Vd7RF0FpK72FK7s69QwwfJ0zZ7MIpHsdJw6UUQouKw5iCc8rFkFJEb4bYH2z8Moyan1PMP6fAN2tEVyg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2554494623</pqid></control><display><type>article</type><title>A BIST Scheme for Bootstrapped Switches</title><source>Publicly Available Content Database</source><creator>Tang, Xiao-Bin ; Tachibana, Masayoshi</creator><creatorcontrib>Tang, Xiao-Bin ; Tachibana, Masayoshi</creatorcontrib><description>This paper proposes a built-in self-test (BIST) scheme for detecting catastrophic faults in bootstrapped switches. The clock signal and the gate voltage of the sampling MOS transistor are taken as the observation signals in the proposed BIST scheme. Usually, the gate voltage of the sampling MOS transistor is greater than or equal to the supply voltage when the switch is turn on, and such a voltage is not suitable for observation. To solve this problem, a low power supply voltage is provided for the bootstrapped switch to obtain a suitable observation voltage. The proposed BIST scheme and the circuit under test (CUT) are realized with transistor level. The proposed BIST scheme was simulated by HSPICE. The simulated fault coverage is approximately 87.9% with 66 test circuits.</description><identifier>ISSN: 2079-9292</identifier><identifier>EISSN: 2079-9292</identifier><identifier>DOI: 10.3390/electronics10141661</identifier><language>eng</language><publisher>Basel: MDPI AG</publisher><subject>Circuits ; Electric potential ; Fault detection ; Fault diagnosis ; MOS devices ; Power supply ; Sampling ; Self tests ; Semiconductor devices ; Simulation ; Switches ; Transistors ; Voltage</subject><ispartof>Electronics (Basel), 2021-07, Vol.10 (14), p.1661</ispartof><rights>2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3</citedby><cites>FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://www.proquest.com/docview/2554494623/fulltextPDF?pq-origsite=primo$$EPDF$$P50$$Gproquest$$Hfree_for_read</linktopdf><linktohtml>$$Uhttps://www.proquest.com/docview/2554494623?pq-origsite=primo$$EHTML$$P50$$Gproquest$$Hfree_for_read</linktohtml><link.rule.ids>314,776,780,25731,27901,27902,36989,44566,74869</link.rule.ids></links><search><creatorcontrib>Tang, Xiao-Bin</creatorcontrib><creatorcontrib>Tachibana, Masayoshi</creatorcontrib><title>A BIST Scheme for Bootstrapped Switches</title><title>Electronics (Basel)</title><description>This paper proposes a built-in self-test (BIST) scheme for detecting catastrophic faults in bootstrapped switches. The clock signal and the gate voltage of the sampling MOS transistor are taken as the observation signals in the proposed BIST scheme. Usually, the gate voltage of the sampling MOS transistor is greater than or equal to the supply voltage when the switch is turn on, and such a voltage is not suitable for observation. To solve this problem, a low power supply voltage is provided for the bootstrapped switch to obtain a suitable observation voltage. The proposed BIST scheme and the circuit under test (CUT) are realized with transistor level. The proposed BIST scheme was simulated by HSPICE. The simulated fault coverage is approximately 87.9% with 66 test circuits.</description><subject>Circuits</subject><subject>Electric potential</subject><subject>Fault detection</subject><subject>Fault diagnosis</subject><subject>MOS devices</subject><subject>Power supply</subject><subject>Sampling</subject><subject>Self tests</subject><subject>Semiconductor devices</subject><subject>Simulation</subject><subject>Switches</subject><subject>Transistors</subject><subject>Voltage</subject><issn>2079-9292</issn><issn>2079-9292</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2021</creationdate><recordtype>article</recordtype><sourceid>PIMPY</sourceid><recordid>eNptUMFKAzEUDKJgqf0CLwsePK0meclmc2yL1kLBw9ZzyGZfcEvbrEmK-Peu1IMH5zIDM8zAEHLL6AOApo-4R5djOPYuMcoEqyp2QSacKl1qrvnlH31NZint6AjNoAY6IffzYrFutkXj3vGAhQ-xWISQU452GLArms8-j1a6IVfe7hPOfnlK3p6ftsuXcvO6Wi_nm9JBXefS29qCalvBpaOowPmu01474TSzFqmUzGNlW1TO0xaUol1Vd7RF0FpK72FK7s69QwwfJ0zZ7MIpHsdJw6UUQouKw5iCc8rFkFJEb4bYH2z8Moyan1PMP6fAN2tEVyg</recordid><startdate>20210712</startdate><enddate>20210712</enddate><creator>Tang, Xiao-Bin</creator><creator>Tachibana, Masayoshi</creator><general>MDPI AG</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>8FE</scope><scope>8FG</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>HCIFZ</scope><scope>L7M</scope><scope>P5Z</scope><scope>P62</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope></search><sort><creationdate>20210712</creationdate><title>A BIST Scheme for Bootstrapped Switches</title><author>Tang, Xiao-Bin ; Tachibana, Masayoshi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2021</creationdate><topic>Circuits</topic><topic>Electric potential</topic><topic>Fault detection</topic><topic>Fault diagnosis</topic><topic>MOS devices</topic><topic>Power supply</topic><topic>Sampling</topic><topic>Self tests</topic><topic>Semiconductor devices</topic><topic>Simulation</topic><topic>Switches</topic><topic>Transistors</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Tang, Xiao-Bin</creatorcontrib><creatorcontrib>Tachibana, Masayoshi</creatorcontrib><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>ProQuest Central (Alumni)</collection><collection>ProQuest Central</collection><collection>Advanced Technologies &amp; Aerospace Database‎ (1962 - current)</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central</collection><collection>SciTech Premium Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Advanced Technologies &amp; Aerospace Database</collection><collection>ProQuest Advanced Technologies &amp; Aerospace Collection</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><jtitle>Electronics (Basel)</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Tang, Xiao-Bin</au><au>Tachibana, Masayoshi</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A BIST Scheme for Bootstrapped Switches</atitle><jtitle>Electronics (Basel)</jtitle><date>2021-07-12</date><risdate>2021</risdate><volume>10</volume><issue>14</issue><spage>1661</spage><pages>1661-</pages><issn>2079-9292</issn><eissn>2079-9292</eissn><abstract>This paper proposes a built-in self-test (BIST) scheme for detecting catastrophic faults in bootstrapped switches. The clock signal and the gate voltage of the sampling MOS transistor are taken as the observation signals in the proposed BIST scheme. Usually, the gate voltage of the sampling MOS transistor is greater than or equal to the supply voltage when the switch is turn on, and such a voltage is not suitable for observation. To solve this problem, a low power supply voltage is provided for the bootstrapped switch to obtain a suitable observation voltage. The proposed BIST scheme and the circuit under test (CUT) are realized with transistor level. The proposed BIST scheme was simulated by HSPICE. The simulated fault coverage is approximately 87.9% with 66 test circuits.</abstract><cop>Basel</cop><pub>MDPI AG</pub><doi>10.3390/electronics10141661</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2079-9292
ispartof Electronics (Basel), 2021-07, Vol.10 (14), p.1661
issn 2079-9292
2079-9292
language eng
recordid cdi_proquest_journals_2554494623
source Publicly Available Content Database
subjects Circuits
Electric potential
Fault detection
Fault diagnosis
MOS devices
Power supply
Sampling
Self tests
Semiconductor devices
Simulation
Switches
Transistors
Voltage
title A BIST Scheme for Bootstrapped Switches
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T17%3A15%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20BIST%20Scheme%20for%20Bootstrapped%20Switches&rft.jtitle=Electronics%20(Basel)&rft.au=Tang,%20Xiao-Bin&rft.date=2021-07-12&rft.volume=10&rft.issue=14&rft.spage=1661&rft.pages=1661-&rft.issn=2079-9292&rft.eissn=2079-9292&rft_id=info:doi/10.3390/electronics10141661&rft_dat=%3Cproquest_cross%3E2554494623%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c388t-fa8a37bb425c0e73cfdd9f9c4c91aae0551fe6abe7cf0b3770d68d0be39955ff3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2554494623&rft_id=info:pmid/&rfr_iscdi=true