Loading…
Designing of input/output port based on FPGA with handshaking capability
Input/output (I/O) port is a group of interfaces that has diverse functional structures of a data processing system use to interconnect with each other. I/O port with handshaking capability is one of the powerful configurations to enable digital communication. The main intention of this project is t...
Saved in:
Published in: | Journal of physics. Conference series 2020-04, Vol.1529 (2), p.22038 |
---|---|
Main Authors: | , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | cdi_FETCH-LOGICAL-c3178-333084acf666b17e26d7140a6c8764529a02602ed5b8ad5d193aff49e72ce8e3 |
container_end_page | |
container_issue | 2 |
container_start_page | 22038 |
container_title | Journal of physics. Conference series |
container_volume | 1529 |
creator | Che Kar, S A Halim, Z A Ismail, S I Ismail, N Ahmad, N Mohamed, S |
description | Input/output (I/O) port is a group of interfaces that has diverse functional structures of a data processing system use to interconnect with each other. I/O port with handshaking capability is one of the powerful configurations to enable digital communication. The main intention of this project is to design prototype of an input/output port with handshaking capability using Field Programmable Gate Array (FPGA). The main reason of using the FPGA technology is it has unlimited number reprogrammed, cuts developing cost and development time. Xilinx Foundation 2.1i Series software in VHDL description was used as a development tool in this project. The VHDL codes were assimilated into a design and development atmosphere to accomplish many subtasks such as FPGA synthesis, optimization, placement, and routing. The successful design was translated, mapped, routed, and placed onto FPGA Demo Board. XC4010XLPC84 Xilinx FPGA from XC4000XL family was used as a target board. In prototype design, the FPGA pins were connected to a parallel printer port by using a coupled 25-pin DB connector, with a 36-pin Centronics connector cable. The output signals were observed and analyzed by using a logic analyzer. |
doi_str_mv | 10.1088/1742-6596/1529/2/022038 |
format | article |
fullrecord | <record><control><sourceid>proquest_iop_j</sourceid><recordid>TN_cdi_proquest_journals_2557263236</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2557263236</sourcerecordid><originalsourceid>FETCH-LOGICAL-c3178-333084acf666b17e26d7140a6c8764529a02602ed5b8ad5d193aff49e72ce8e3</originalsourceid><addsrcrecordid>eNqFkF1LwzAUhoMoOKe_wYB3Qm0-2iS9HNNtysCBuw9pm26Zs4lNy9i_N6UyEQRzcwJ53vOSB4BbjB4wEiLGPCERSzMW45RkMYkRIYiKMzA6vZyf7kJcgivvdwjRcPgILB61N5va1BtoK2hq17Wx7dowoLNNC3PldQltDWer-QQeTLuFW1WXfqve-0yhnMrN3rTHa3BRqb3XN99zDNazp_V0ES1f58_TyTIqKOYiCq1IJKqoGGM55pqwkuMEKVYIzpLwAYUIQ0SXaS5UmZY4o6qqkkxzUmih6RjcDWtdYz877Vu5s11Th0ZJ0pQTRgllgeIDVTTW-0ZX0jXmQzVHiZHsrcneh-zdyN6aJHKwFpL3Q9JY97P6ZTV9-w1KV1YBpn_A_1V8AbWNezE</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2557263236</pqid></control><display><type>article</type><title>Designing of input/output port based on FPGA with handshaking capability</title><source>Publicly Available Content Database</source><source>Free Full-Text Journals in Chemistry</source><creator>Che Kar, S A ; Halim, Z A ; Ismail, S I ; Ismail, N ; Ahmad, N ; Mohamed, S</creator><creatorcontrib>Che Kar, S A ; Halim, Z A ; Ismail, S I ; Ismail, N ; Ahmad, N ; Mohamed, S</creatorcontrib><description>Input/output (I/O) port is a group of interfaces that has diverse functional structures of a data processing system use to interconnect with each other. I/O port with handshaking capability is one of the powerful configurations to enable digital communication. The main intention of this project is to design prototype of an input/output port with handshaking capability using Field Programmable Gate Array (FPGA). The main reason of using the FPGA technology is it has unlimited number reprogrammed, cuts developing cost and development time. Xilinx Foundation 2.1i Series software in VHDL description was used as a development tool in this project. The VHDL codes were assimilated into a design and development atmosphere to accomplish many subtasks such as FPGA synthesis, optimization, placement, and routing. The successful design was translated, mapped, routed, and placed onto FPGA Demo Board. XC4010XLPC84 Xilinx FPGA from XC4000XL family was used as a target board. In prototype design, the FPGA pins were connected to a parallel printer port by using a coupled 25-pin DB connector, with a 36-pin Centronics connector cable. The output signals were observed and analyzed by using a logic analyzer.</description><identifier>ISSN: 1742-6588</identifier><identifier>EISSN: 1742-6596</identifier><identifier>DOI: 10.1088/1742-6596/1529/2/022038</identifier><language>eng</language><publisher>Bristol: IOP Publishing</publisher><subject>Data processing ; Field programmable gate arrays ; Hardware description languages ; Logic analysers ; Optimization ; Prototypes ; Software development tools</subject><ispartof>Journal of physics. Conference series, 2020-04, Vol.1529 (2), p.22038</ispartof><rights>Published under licence by IOP Publishing Ltd</rights><rights>2020. This work is published under http://creativecommons.org/licenses/by/3.0/ (the “License”). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c3178-333084acf666b17e26d7140a6c8764529a02602ed5b8ad5d193aff49e72ce8e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.proquest.com/docview/2557263236?pq-origsite=primo$$EHTML$$P50$$Gproquest$$Hfree_for_read</linktohtml><link.rule.ids>314,776,780,25731,27901,27902,36989,44566</link.rule.ids></links><search><creatorcontrib>Che Kar, S A</creatorcontrib><creatorcontrib>Halim, Z A</creatorcontrib><creatorcontrib>Ismail, S I</creatorcontrib><creatorcontrib>Ismail, N</creatorcontrib><creatorcontrib>Ahmad, N</creatorcontrib><creatorcontrib>Mohamed, S</creatorcontrib><title>Designing of input/output port based on FPGA with handshaking capability</title><title>Journal of physics. Conference series</title><addtitle>J. Phys.: Conf. Ser</addtitle><description>Input/output (I/O) port is a group of interfaces that has diverse functional structures of a data processing system use to interconnect with each other. I/O port with handshaking capability is one of the powerful configurations to enable digital communication. The main intention of this project is to design prototype of an input/output port with handshaking capability using Field Programmable Gate Array (FPGA). The main reason of using the FPGA technology is it has unlimited number reprogrammed, cuts developing cost and development time. Xilinx Foundation 2.1i Series software in VHDL description was used as a development tool in this project. The VHDL codes were assimilated into a design and development atmosphere to accomplish many subtasks such as FPGA synthesis, optimization, placement, and routing. The successful design was translated, mapped, routed, and placed onto FPGA Demo Board. XC4010XLPC84 Xilinx FPGA from XC4000XL family was used as a target board. In prototype design, the FPGA pins were connected to a parallel printer port by using a coupled 25-pin DB connector, with a 36-pin Centronics connector cable. The output signals were observed and analyzed by using a logic analyzer.</description><subject>Data processing</subject><subject>Field programmable gate arrays</subject><subject>Hardware description languages</subject><subject>Logic analysers</subject><subject>Optimization</subject><subject>Prototypes</subject><subject>Software development tools</subject><issn>1742-6588</issn><issn>1742-6596</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2020</creationdate><recordtype>article</recordtype><sourceid>PIMPY</sourceid><recordid>eNqFkF1LwzAUhoMoOKe_wYB3Qm0-2iS9HNNtysCBuw9pm26Zs4lNy9i_N6UyEQRzcwJ53vOSB4BbjB4wEiLGPCERSzMW45RkMYkRIYiKMzA6vZyf7kJcgivvdwjRcPgILB61N5va1BtoK2hq17Wx7dowoLNNC3PldQltDWer-QQeTLuFW1WXfqve-0yhnMrN3rTHa3BRqb3XN99zDNazp_V0ES1f58_TyTIqKOYiCq1IJKqoGGM55pqwkuMEKVYIzpLwAYUIQ0SXaS5UmZY4o6qqkkxzUmih6RjcDWtdYz877Vu5s11Th0ZJ0pQTRgllgeIDVTTW-0ZX0jXmQzVHiZHsrcneh-zdyN6aJHKwFpL3Q9JY97P6ZTV9-w1KV1YBpn_A_1V8AbWNezE</recordid><startdate>20200401</startdate><enddate>20200401</enddate><creator>Che Kar, S A</creator><creator>Halim, Z A</creator><creator>Ismail, S I</creator><creator>Ismail, N</creator><creator>Ahmad, N</creator><creator>Mohamed, S</creator><general>IOP Publishing</general><scope>O3W</scope><scope>TSCCA</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>8FD</scope><scope>8FE</scope><scope>8FG</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>H8D</scope><scope>HCIFZ</scope><scope>L7M</scope><scope>P5Z</scope><scope>P62</scope><scope>PHGZM</scope><scope>PHGZT</scope><scope>PIMPY</scope><scope>PKEHL</scope><scope>PQEST</scope><scope>PQGLB</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope></search><sort><creationdate>20200401</creationdate><title>Designing of input/output port based on FPGA with handshaking capability</title><author>Che Kar, S A ; Halim, Z A ; Ismail, S I ; Ismail, N ; Ahmad, N ; Mohamed, S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c3178-333084acf666b17e26d7140a6c8764529a02602ed5b8ad5d193aff49e72ce8e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2020</creationdate><topic>Data processing</topic><topic>Field programmable gate arrays</topic><topic>Hardware description languages</topic><topic>Logic analysers</topic><topic>Optimization</topic><topic>Prototypes</topic><topic>Software development tools</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Che Kar, S A</creatorcontrib><creatorcontrib>Halim, Z A</creatorcontrib><creatorcontrib>Ismail, S I</creatorcontrib><creatorcontrib>Ismail, N</creatorcontrib><creatorcontrib>Ahmad, N</creatorcontrib><creatorcontrib>Mohamed, S</creatorcontrib><collection>IOP Publishing Free Content (Open Access)</collection><collection>IOPscience (Open Access)</collection><collection>CrossRef</collection><collection>Technology Research Database</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central</collection><collection>Advanced Technologies & Aerospace Database (1962 - current)</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central</collection><collection>Aerospace Database</collection><collection>SciTech Premium Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ProQuest advanced technologies & aerospace journals</collection><collection>ProQuest Advanced Technologies & Aerospace Collection</collection><collection>ProQuest Central (New)</collection><collection>ProQuest One Academic (New)</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Middle East (New)</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Applied & Life Sciences</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><jtitle>Journal of physics. Conference series</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Che Kar, S A</au><au>Halim, Z A</au><au>Ismail, S I</au><au>Ismail, N</au><au>Ahmad, N</au><au>Mohamed, S</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Designing of input/output port based on FPGA with handshaking capability</atitle><jtitle>Journal of physics. Conference series</jtitle><addtitle>J. Phys.: Conf. Ser</addtitle><date>2020-04-01</date><risdate>2020</risdate><volume>1529</volume><issue>2</issue><spage>22038</spage><pages>22038-</pages><issn>1742-6588</issn><eissn>1742-6596</eissn><abstract>Input/output (I/O) port is a group of interfaces that has diverse functional structures of a data processing system use to interconnect with each other. I/O port with handshaking capability is one of the powerful configurations to enable digital communication. The main intention of this project is to design prototype of an input/output port with handshaking capability using Field Programmable Gate Array (FPGA). The main reason of using the FPGA technology is it has unlimited number reprogrammed, cuts developing cost and development time. Xilinx Foundation 2.1i Series software in VHDL description was used as a development tool in this project. The VHDL codes were assimilated into a design and development atmosphere to accomplish many subtasks such as FPGA synthesis, optimization, placement, and routing. The successful design was translated, mapped, routed, and placed onto FPGA Demo Board. XC4010XLPC84 Xilinx FPGA from XC4000XL family was used as a target board. In prototype design, the FPGA pins were connected to a parallel printer port by using a coupled 25-pin DB connector, with a 36-pin Centronics connector cable. The output signals were observed and analyzed by using a logic analyzer.</abstract><cop>Bristol</cop><pub>IOP Publishing</pub><doi>10.1088/1742-6596/1529/2/022038</doi><tpages>7</tpages><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1742-6588 |
ispartof | Journal of physics. Conference series, 2020-04, Vol.1529 (2), p.22038 |
issn | 1742-6588 1742-6596 |
language | eng |
recordid | cdi_proquest_journals_2557263236 |
source | Publicly Available Content Database; Free Full-Text Journals in Chemistry |
subjects | Data processing Field programmable gate arrays Hardware description languages Logic analysers Optimization Prototypes Software development tools |
title | Designing of input/output port based on FPGA with handshaking capability |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T10%3A23%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_iop_j&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Designing%20of%20input/output%20port%20based%20on%20FPGA%20with%20handshaking%20capability&rft.jtitle=Journal%20of%20physics.%20Conference%20series&rft.au=Che%20Kar,%20S%20A&rft.date=2020-04-01&rft.volume=1529&rft.issue=2&rft.spage=22038&rft.pages=22038-&rft.issn=1742-6588&rft.eissn=1742-6596&rft_id=info:doi/10.1088/1742-6596/1529/2/022038&rft_dat=%3Cproquest_iop_j%3E2557263236%3C/proquest_iop_j%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c3178-333084acf666b17e26d7140a6c8764529a02602ed5b8ad5d193aff49e72ce8e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2557263236&rft_id=info:pmid/&rfr_iscdi=true |