Loading…

A Highly Reliable, Dynamic Logic-Based Hybrid MTJ/CMOS Magnetic Full Adder for High-Performance and Low-Power Application

At deep sub-micrometer technology, CMOS circuits suffer from high leakage and have reliability issues due to process variation. Hybrid magnetic tunnel junction (MTJ)/CMOS circuits have been proposed to overcome these challenges. MTJs have zero standby power and are compatible with CMOS technology. I...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on magnetics 2022-05, Vol.58 (5), p.1-8
Main Authors: Shukla, Pratiksha, Kumar, Pramod, Misra, Prasanna Kumar
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3
cites cdi_FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3
container_end_page 8
container_issue 5
container_start_page 1
container_title IEEE transactions on magnetics
container_volume 58
creator Shukla, Pratiksha
Kumar, Pramod
Misra, Prasanna Kumar
description At deep sub-micrometer technology, CMOS circuits suffer from high leakage and have reliability issues due to process variation. Hybrid magnetic tunnel junction (MTJ)/CMOS circuits have been proposed to overcome these challenges. MTJs have zero standby power and are compatible with CMOS technology. In this article, a dynamic logic-based hybrid MTJ/CMOS magnetic full adder (MFA) has been proposed, which eliminates the error voltage appearing on output due to charge injection and clock feedthrough phenomenon, thereby enhancing the performance of MFA and making it more reliable. This effect is induced by the pMOS transistor, which is used as a switch to precharge the output nodes. The proposed MFA uses two dummy transistors, whose drain and source terminals are shorted to make them act as MOS capacitors, to absorb the error voltage introduced by the switch pMOS transistor due to charge injection and clock feedthrough, when turned OFF. Eliminating the error induced due to charge injection and clock feedthrough makes the amplification process faster and reduces the dynamic power consumption. Results are verified by performing transient and Monte Carlo simulations using cadence virtuoso with UMC 40 nm CMOS technology kit and compact model of perpendicular magnetic anisotropy (PMA) MTJ, which validates that the proposed MFA is highly reliable as it provides the error-free output and imparts better power-delay product (PDP) compared to previously proposed MFA.
doi_str_mv 10.1109/TMAG.2022.3159823
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2655861611</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9736975</ieee_id><sourcerecordid>2655861611</sourcerecordid><originalsourceid>FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3</originalsourceid><addsrcrecordid>eNo9kE1PwkAQhjdGExH9AcbLJl4t7Ec_do8VBTQ0EMVzs21ncUlp67aE9N-7CPE0M8nzvpM8CN1TMqKUyPE6iWcjRhgbcRpIwfgFGlDpU4-QUF6iASFUeNIP_Wt007Zbd_oBJQPUx3huNt9ljz-gNCor4Qm_9JXamRwv6o3JvWfVQoHnfWZNgZP1-3iSLD9xojYVdA6a7ssSx0UBFuva_pV5K7Bu36kqB6yqwhUdvFV9cEjcNKXJVWfq6hZdaVW2cHeeQ_Q1fV1P5t5iOXubxAsvZ0R0XsYywkNfC6n8qKBSZcAYaCZoBhlwLhQRha9l4EvNmYpCzcJACBZpFmhgig_R46m3sfXPHtou3dZ7W7mXqSMDEdKQUkfRE5Xbum0t6LSxZqdsn1KSHg2nR8Pp0XB6NuwyD6eMAYB_XkY8lFHAfwEn_3Xp</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2655861611</pqid></control><display><type>article</type><title>A Highly Reliable, Dynamic Logic-Based Hybrid MTJ/CMOS Magnetic Full Adder for High-Performance and Low-Power Application</title><source>IEEE Xplore (Online service)</source><creator>Shukla, Pratiksha ; Kumar, Pramod ; Misra, Prasanna Kumar</creator><creatorcontrib>Shukla, Pratiksha ; Kumar, Pramod ; Misra, Prasanna Kumar</creatorcontrib><description>At deep sub-micrometer technology, CMOS circuits suffer from high leakage and have reliability issues due to process variation. Hybrid magnetic tunnel junction (MTJ)/CMOS circuits have been proposed to overcome these challenges. MTJs have zero standby power and are compatible with CMOS technology. In this article, a dynamic logic-based hybrid MTJ/CMOS magnetic full adder (MFA) has been proposed, which eliminates the error voltage appearing on output due to charge injection and clock feedthrough phenomenon, thereby enhancing the performance of MFA and making it more reliable. This effect is induced by the pMOS transistor, which is used as a switch to precharge the output nodes. The proposed MFA uses two dummy transistors, whose drain and source terminals are shorted to make them act as MOS capacitors, to absorb the error voltage introduced by the switch pMOS transistor due to charge injection and clock feedthrough, when turned OFF. Eliminating the error induced due to charge injection and clock feedthrough makes the amplification process faster and reduces the dynamic power consumption. Results are verified by performing transient and Monte Carlo simulations using cadence virtuoso with UMC 40 nm CMOS technology kit and compact model of perpendicular magnetic anisotropy (PMA) MTJ, which validates that the proposed MFA is highly reliable as it provides the error-free output and imparts better power-delay product (PDP) compared to previously proposed MFA.</description><identifier>ISSN: 0018-9464</identifier><identifier>EISSN: 1941-0069</identifier><identifier>DOI: 10.1109/TMAG.2022.3159823</identifier><identifier>CODEN: IEMGAQ</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Adders ; Adding circuits ; Charge injection ; Circuit reliability ; clock feedthrough ; Clocks ; CMOS ; Electric potential ; Errors ; high-performance ; Logic gates ; Magnetic anisotropy ; magnetic full adder (MFA) ; magnetic tunnel junction (MTJ) ; Magnetic tunneling ; Magnetism ; Perpendicular magnetic anisotropy ; Power consumption ; Semiconductor devices ; Transistors ; Tunnel junctions ; Voltage</subject><ispartof>IEEE transactions on magnetics, 2022-05, Vol.58 (5), p.1-8</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3</citedby><cites>FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3</cites><orcidid>0000-0003-1617-3232 ; 0000-0001-9431-303X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9736975$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Shukla, Pratiksha</creatorcontrib><creatorcontrib>Kumar, Pramod</creatorcontrib><creatorcontrib>Misra, Prasanna Kumar</creatorcontrib><title>A Highly Reliable, Dynamic Logic-Based Hybrid MTJ/CMOS Magnetic Full Adder for High-Performance and Low-Power Application</title><title>IEEE transactions on magnetics</title><addtitle>TMAG</addtitle><description>At deep sub-micrometer technology, CMOS circuits suffer from high leakage and have reliability issues due to process variation. Hybrid magnetic tunnel junction (MTJ)/CMOS circuits have been proposed to overcome these challenges. MTJs have zero standby power and are compatible with CMOS technology. In this article, a dynamic logic-based hybrid MTJ/CMOS magnetic full adder (MFA) has been proposed, which eliminates the error voltage appearing on output due to charge injection and clock feedthrough phenomenon, thereby enhancing the performance of MFA and making it more reliable. This effect is induced by the pMOS transistor, which is used as a switch to precharge the output nodes. The proposed MFA uses two dummy transistors, whose drain and source terminals are shorted to make them act as MOS capacitors, to absorb the error voltage introduced by the switch pMOS transistor due to charge injection and clock feedthrough, when turned OFF. Eliminating the error induced due to charge injection and clock feedthrough makes the amplification process faster and reduces the dynamic power consumption. Results are verified by performing transient and Monte Carlo simulations using cadence virtuoso with UMC 40 nm CMOS technology kit and compact model of perpendicular magnetic anisotropy (PMA) MTJ, which validates that the proposed MFA is highly reliable as it provides the error-free output and imparts better power-delay product (PDP) compared to previously proposed MFA.</description><subject>Adders</subject><subject>Adding circuits</subject><subject>Charge injection</subject><subject>Circuit reliability</subject><subject>clock feedthrough</subject><subject>Clocks</subject><subject>CMOS</subject><subject>Electric potential</subject><subject>Errors</subject><subject>high-performance</subject><subject>Logic gates</subject><subject>Magnetic anisotropy</subject><subject>magnetic full adder (MFA)</subject><subject>magnetic tunnel junction (MTJ)</subject><subject>Magnetic tunneling</subject><subject>Magnetism</subject><subject>Perpendicular magnetic anisotropy</subject><subject>Power consumption</subject><subject>Semiconductor devices</subject><subject>Transistors</subject><subject>Tunnel junctions</subject><subject>Voltage</subject><issn>0018-9464</issn><issn>1941-0069</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><recordid>eNo9kE1PwkAQhjdGExH9AcbLJl4t7Ec_do8VBTQ0EMVzs21ncUlp67aE9N-7CPE0M8nzvpM8CN1TMqKUyPE6iWcjRhgbcRpIwfgFGlDpU4-QUF6iASFUeNIP_Wt007Zbd_oBJQPUx3huNt9ljz-gNCor4Qm_9JXamRwv6o3JvWfVQoHnfWZNgZP1-3iSLD9xojYVdA6a7ssSx0UBFuva_pV5K7Bu36kqB6yqwhUdvFV9cEjcNKXJVWfq6hZdaVW2cHeeQ_Q1fV1P5t5iOXubxAsvZ0R0XsYywkNfC6n8qKBSZcAYaCZoBhlwLhQRha9l4EvNmYpCzcJACBZpFmhgig_R46m3sfXPHtou3dZ7W7mXqSMDEdKQUkfRE5Xbum0t6LSxZqdsn1KSHg2nR8Pp0XB6NuwyD6eMAYB_XkY8lFHAfwEn_3Xp</recordid><startdate>20220501</startdate><enddate>20220501</enddate><creator>Shukla, Pratiksha</creator><creator>Kumar, Pramod</creator><creator>Misra, Prasanna Kumar</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0003-1617-3232</orcidid><orcidid>https://orcid.org/0000-0001-9431-303X</orcidid></search><sort><creationdate>20220501</creationdate><title>A Highly Reliable, Dynamic Logic-Based Hybrid MTJ/CMOS Magnetic Full Adder for High-Performance and Low-Power Application</title><author>Shukla, Pratiksha ; Kumar, Pramod ; Misra, Prasanna Kumar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Adders</topic><topic>Adding circuits</topic><topic>Charge injection</topic><topic>Circuit reliability</topic><topic>clock feedthrough</topic><topic>Clocks</topic><topic>CMOS</topic><topic>Electric potential</topic><topic>Errors</topic><topic>high-performance</topic><topic>Logic gates</topic><topic>Magnetic anisotropy</topic><topic>magnetic full adder (MFA)</topic><topic>magnetic tunnel junction (MTJ)</topic><topic>Magnetic tunneling</topic><topic>Magnetism</topic><topic>Perpendicular magnetic anisotropy</topic><topic>Power consumption</topic><topic>Semiconductor devices</topic><topic>Transistors</topic><topic>Tunnel junctions</topic><topic>Voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Shukla, Pratiksha</creatorcontrib><creatorcontrib>Kumar, Pramod</creatorcontrib><creatorcontrib>Misra, Prasanna Kumar</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on magnetics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Shukla, Pratiksha</au><au>Kumar, Pramod</au><au>Misra, Prasanna Kumar</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Highly Reliable, Dynamic Logic-Based Hybrid MTJ/CMOS Magnetic Full Adder for High-Performance and Low-Power Application</atitle><jtitle>IEEE transactions on magnetics</jtitle><stitle>TMAG</stitle><date>2022-05-01</date><risdate>2022</risdate><volume>58</volume><issue>5</issue><spage>1</spage><epage>8</epage><pages>1-8</pages><issn>0018-9464</issn><eissn>1941-0069</eissn><coden>IEMGAQ</coden><abstract>At deep sub-micrometer technology, CMOS circuits suffer from high leakage and have reliability issues due to process variation. Hybrid magnetic tunnel junction (MTJ)/CMOS circuits have been proposed to overcome these challenges. MTJs have zero standby power and are compatible with CMOS technology. In this article, a dynamic logic-based hybrid MTJ/CMOS magnetic full adder (MFA) has been proposed, which eliminates the error voltage appearing on output due to charge injection and clock feedthrough phenomenon, thereby enhancing the performance of MFA and making it more reliable. This effect is induced by the pMOS transistor, which is used as a switch to precharge the output nodes. The proposed MFA uses two dummy transistors, whose drain and source terminals are shorted to make them act as MOS capacitors, to absorb the error voltage introduced by the switch pMOS transistor due to charge injection and clock feedthrough, when turned OFF. Eliminating the error induced due to charge injection and clock feedthrough makes the amplification process faster and reduces the dynamic power consumption. Results are verified by performing transient and Monte Carlo simulations using cadence virtuoso with UMC 40 nm CMOS technology kit and compact model of perpendicular magnetic anisotropy (PMA) MTJ, which validates that the proposed MFA is highly reliable as it provides the error-free output and imparts better power-delay product (PDP) compared to previously proposed MFA.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TMAG.2022.3159823</doi><tpages>8</tpages><orcidid>https://orcid.org/0000-0003-1617-3232</orcidid><orcidid>https://orcid.org/0000-0001-9431-303X</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0018-9464
ispartof IEEE transactions on magnetics, 2022-05, Vol.58 (5), p.1-8
issn 0018-9464
1941-0069
language eng
recordid cdi_proquest_journals_2655861611
source IEEE Xplore (Online service)
subjects Adders
Adding circuits
Charge injection
Circuit reliability
clock feedthrough
Clocks
CMOS
Electric potential
Errors
high-performance
Logic gates
Magnetic anisotropy
magnetic full adder (MFA)
magnetic tunnel junction (MTJ)
Magnetic tunneling
Magnetism
Perpendicular magnetic anisotropy
Power consumption
Semiconductor devices
Transistors
Tunnel junctions
Voltage
title A Highly Reliable, Dynamic Logic-Based Hybrid MTJ/CMOS Magnetic Full Adder for High-Performance and Low-Power Application
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T10%3A06%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Highly%20Reliable,%20Dynamic%20Logic-Based%20Hybrid%20MTJ/CMOS%20Magnetic%20Full%20Adder%20for%20High-Performance%20and%20Low-Power%20Application&rft.jtitle=IEEE%20transactions%20on%20magnetics&rft.au=Shukla,%20Pratiksha&rft.date=2022-05-01&rft.volume=58&rft.issue=5&rft.spage=1&rft.epage=8&rft.pages=1-8&rft.issn=0018-9464&rft.eissn=1941-0069&rft.coden=IEMGAQ&rft_id=info:doi/10.1109/TMAG.2022.3159823&rft_dat=%3Cproquest_cross%3E2655861611%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c208t-b2b0364f89a47d19abe22ef281bebe338a08d4f9549f32a76f2658827f25fe2a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2655861611&rft_id=info:pmid/&rft_ieee_id=9736975&rfr_iscdi=true