Loading…

A FeFET-Based Hybrid Memory Accessible by Content and by Address

Emerging nonvolatile memory technologies are attracting interest from the system design level to implement alternatives to conventional von-Neumann computing architectures. In particular, the hafnium oxide-based ferroelectric (FE) memory technology is fully CMOS-compatible and has already been used...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal on exploratory solid-state computational devices and circuits 2022-06, Vol.8 (1), p.19-26
Main Authors: Marchand, Cedric, O'Connor, Ian, Cantan, Mayeul, Breyer, Evelyn T., Slesazeck, Stefan, Mikolajick, Thomas
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3
cites cdi_FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3
container_end_page 26
container_issue 1
container_start_page 19
container_title IEEE journal on exploratory solid-state computational devices and circuits
container_volume 8
creator Marchand, Cedric
O'Connor, Ian
Cantan, Mayeul
Breyer, Evelyn T.
Slesazeck, Stefan
Mikolajick, Thomas
description Emerging nonvolatile memory technologies are attracting interest from the system design level to implement alternatives to conventional von-Neumann computing architectures. In particular, the hafnium oxide-based ferroelectric (FE) memory technology is fully CMOS-compatible and has already been used for logic-in-memory architectures or compact ternary content addressable memory (TCAM) cells. These enable the tight combination of different functionalities in the same circuit to reduce implementation area and energy consumption. In this article, we propose a new hybrid memory circuit that combines TCAM and normal memory capability: the Ternary Content addressable and MEMory (TC-MEM). A 1-bit TC-MEM circuit is proposed and discussed in detail, both as a concept and through its implementation in a 28-nm ferroelectric field-effect transistor (FeFET) technology. Measurement results demonstrate the circuit functionality. We also discuss how to scale it to multibit circuits, as well as its use both as a TCAM and as a normal memory allowing the implementation of reversible functions using one memory table instead of two memory tables, and in-memory-computing concepts.
doi_str_mv 10.1109/JXCDC.2022.3168057
format article
fullrecord <record><control><sourceid>proquest_doaj_</sourceid><recordid>TN_cdi_proquest_journals_2660159779</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9758734</ieee_id><doaj_id>oai_doaj_org_article_532a57c5c39f4a34bd00c6e5b5cbaef4</doaj_id><sourcerecordid>2660159779</sourcerecordid><originalsourceid>FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3</originalsourceid><addsrcrecordid>eNpVkU9LAzEQxRdRULRfQC8LnjxsTSb_mpvraq1S8aLgLWSTWd1Su5pshX57U1dEL5lk5r0fZF6WHVMyppTo87vn6qoaAwEYMyonRKid7AAY6EIDo7t_7vvZKMYFIYQKxZXSB9lFmU9xev1YXNqIPp9t6tD6_B7furDJS-cwxrZeYl5v8qpb9bjqc7vy22fpfUjTo2yvscuIo596mD0lXDUr5g83t1U5Lxxnui-YVRqI9IQqmAAVEhptpaSWADLLpZaSS-RAtOJeqEbWPB3OOcUlgLfsMLsduL6zC_Me2jcbNqazrfludOHF2NC3bolGMLBCOeGYbrhlvPaEOImiFq622PDEOhtYr3b5DzUr52bbI0yBklJ_0qQ9HbTvoftYY-zNoluHVfqqASnTInXaY1LBoHKhizFg84ulxGxDMt8hmW1I5iekZDoZTC0i_hq0EhPFOPsCK_eImA</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2660159779</pqid></control><display><type>article</type><title>A FeFET-Based Hybrid Memory Accessible by Content and by Address</title><source>IEEE Xplore Open Access Journals</source><creator>Marchand, Cedric ; O'Connor, Ian ; Cantan, Mayeul ; Breyer, Evelyn T. ; Slesazeck, Stefan ; Mikolajick, Thomas</creator><creatorcontrib>Marchand, Cedric ; O'Connor, Ian ; Cantan, Mayeul ; Breyer, Evelyn T. ; Slesazeck, Stefan ; Mikolajick, Thomas</creatorcontrib><description>Emerging nonvolatile memory technologies are attracting interest from the system design level to implement alternatives to conventional von-Neumann computing architectures. In particular, the hafnium oxide-based ferroelectric (FE) memory technology is fully CMOS-compatible and has already been used for logic-in-memory architectures or compact ternary content addressable memory (TCAM) cells. These enable the tight combination of different functionalities in the same circuit to reduce implementation area and energy consumption. In this article, we propose a new hybrid memory circuit that combines TCAM and normal memory capability: the Ternary Content addressable and MEMory (TC-MEM). A 1-bit TC-MEM circuit is proposed and discussed in detail, both as a concept and through its implementation in a 28-nm ferroelectric field-effect transistor (FeFET) technology. Measurement results demonstrate the circuit functionality. We also discuss how to scale it to multibit circuits, as well as its use both as a TCAM and as a normal memory allowing the implementation of reversible functions using one memory table instead of two memory tables, and in-memory-computing concepts.</description><identifier>ISSN: 2329-9231</identifier><identifier>EISSN: 2329-9231</identifier><identifier>DOI: 10.1109/JXCDC.2022.3168057</identifier><identifier>CODEN: IJESQ5</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>Associative memory ; Capacitors ; Computation ; Computer architecture ; Computer Science ; Emerging Technologies ; Energy consumption ; Engineering Sciences ; FeFETs ; Ferroelectric field-effect transistor (FeFET) ; Ferroelectric materials ; Ferroelectricity ; Field effect transistors ; Hafnium oxide ; Hardware Architecture ; in-memory-computing (IMC) ; Logic gates ; logic-in-memory ; memory ; Micro and nanotechnologies ; Microelectronics ; Semiconductor devices ; Systems design ; ternary content addressable memory (TCAM) ; Threshold voltage ; Transistors ; Writing</subject><ispartof>IEEE journal on exploratory solid-state computational devices and circuits, 2022-06, Vol.8 (1), p.19-26</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><rights>Attribution</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3</citedby><cites>FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3</cites><orcidid>0000-0002-0414-0321 ; 0000-0002-6238-9600 ; 0000-0002-2546-6662 ; 0000-0001-7355-4395 ; 0000-0003-3814-0378 ; 0000-0001-9894-3418</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9758734$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>230,314,780,784,885,27633,27924,27925,54933</link.rule.ids><backlink>$$Uhttps://hal.science/hal-03727669$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Marchand, Cedric</creatorcontrib><creatorcontrib>O'Connor, Ian</creatorcontrib><creatorcontrib>Cantan, Mayeul</creatorcontrib><creatorcontrib>Breyer, Evelyn T.</creatorcontrib><creatorcontrib>Slesazeck, Stefan</creatorcontrib><creatorcontrib>Mikolajick, Thomas</creatorcontrib><title>A FeFET-Based Hybrid Memory Accessible by Content and by Address</title><title>IEEE journal on exploratory solid-state computational devices and circuits</title><addtitle>JXCDC</addtitle><description>Emerging nonvolatile memory technologies are attracting interest from the system design level to implement alternatives to conventional von-Neumann computing architectures. In particular, the hafnium oxide-based ferroelectric (FE) memory technology is fully CMOS-compatible and has already been used for logic-in-memory architectures or compact ternary content addressable memory (TCAM) cells. These enable the tight combination of different functionalities in the same circuit to reduce implementation area and energy consumption. In this article, we propose a new hybrid memory circuit that combines TCAM and normal memory capability: the Ternary Content addressable and MEMory (TC-MEM). A 1-bit TC-MEM circuit is proposed and discussed in detail, both as a concept and through its implementation in a 28-nm ferroelectric field-effect transistor (FeFET) technology. Measurement results demonstrate the circuit functionality. We also discuss how to scale it to multibit circuits, as well as its use both as a TCAM and as a normal memory allowing the implementation of reversible functions using one memory table instead of two memory tables, and in-memory-computing concepts.</description><subject>Associative memory</subject><subject>Capacitors</subject><subject>Computation</subject><subject>Computer architecture</subject><subject>Computer Science</subject><subject>Emerging Technologies</subject><subject>Energy consumption</subject><subject>Engineering Sciences</subject><subject>FeFETs</subject><subject>Ferroelectric field-effect transistor (FeFET)</subject><subject>Ferroelectric materials</subject><subject>Ferroelectricity</subject><subject>Field effect transistors</subject><subject>Hafnium oxide</subject><subject>Hardware Architecture</subject><subject>in-memory-computing (IMC)</subject><subject>Logic gates</subject><subject>logic-in-memory</subject><subject>memory</subject><subject>Micro and nanotechnologies</subject><subject>Microelectronics</subject><subject>Semiconductor devices</subject><subject>Systems design</subject><subject>ternary content addressable memory (TCAM)</subject><subject>Threshold voltage</subject><subject>Transistors</subject><subject>Writing</subject><issn>2329-9231</issn><issn>2329-9231</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>DOA</sourceid><recordid>eNpVkU9LAzEQxRdRULRfQC8LnjxsTSb_mpvraq1S8aLgLWSTWd1Su5pshX57U1dEL5lk5r0fZF6WHVMyppTo87vn6qoaAwEYMyonRKid7AAY6EIDo7t_7vvZKMYFIYQKxZXSB9lFmU9xev1YXNqIPp9t6tD6_B7furDJS-cwxrZeYl5v8qpb9bjqc7vy22fpfUjTo2yvscuIo596mD0lXDUr5g83t1U5Lxxnui-YVRqI9IQqmAAVEhptpaSWADLLpZaSS-RAtOJeqEbWPB3OOcUlgLfsMLsduL6zC_Me2jcbNqazrfludOHF2NC3bolGMLBCOeGYbrhlvPaEOImiFq622PDEOhtYr3b5DzUr52bbI0yBklJ_0qQ9HbTvoftYY-zNoluHVfqqASnTInXaY1LBoHKhizFg84ulxGxDMt8hmW1I5iekZDoZTC0i_hq0EhPFOPsCK_eImA</recordid><startdate>20220601</startdate><enddate>20220601</enddate><creator>Marchand, Cedric</creator><creator>O'Connor, Ian</creator><creator>Cantan, Mayeul</creator><creator>Breyer, Evelyn T.</creator><creator>Slesazeck, Stefan</creator><creator>Mikolajick, Thomas</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>1XC</scope><scope>VOOES</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0002-0414-0321</orcidid><orcidid>https://orcid.org/0000-0002-6238-9600</orcidid><orcidid>https://orcid.org/0000-0002-2546-6662</orcidid><orcidid>https://orcid.org/0000-0001-7355-4395</orcidid><orcidid>https://orcid.org/0000-0003-3814-0378</orcidid><orcidid>https://orcid.org/0000-0001-9894-3418</orcidid></search><sort><creationdate>20220601</creationdate><title>A FeFET-Based Hybrid Memory Accessible by Content and by Address</title><author>Marchand, Cedric ; O'Connor, Ian ; Cantan, Mayeul ; Breyer, Evelyn T. ; Slesazeck, Stefan ; Mikolajick, Thomas</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Associative memory</topic><topic>Capacitors</topic><topic>Computation</topic><topic>Computer architecture</topic><topic>Computer Science</topic><topic>Emerging Technologies</topic><topic>Energy consumption</topic><topic>Engineering Sciences</topic><topic>FeFETs</topic><topic>Ferroelectric field-effect transistor (FeFET)</topic><topic>Ferroelectric materials</topic><topic>Ferroelectricity</topic><topic>Field effect transistors</topic><topic>Hafnium oxide</topic><topic>Hardware Architecture</topic><topic>in-memory-computing (IMC)</topic><topic>Logic gates</topic><topic>logic-in-memory</topic><topic>memory</topic><topic>Micro and nanotechnologies</topic><topic>Microelectronics</topic><topic>Semiconductor devices</topic><topic>Systems design</topic><topic>ternary content addressable memory (TCAM)</topic><topic>Threshold voltage</topic><topic>Transistors</topic><topic>Writing</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Marchand, Cedric</creatorcontrib><creatorcontrib>O'Connor, Ian</creatorcontrib><creatorcontrib>Cantan, Mayeul</creatorcontrib><creatorcontrib>Breyer, Evelyn T.</creatorcontrib><creatorcontrib>Slesazeck, Stefan</creatorcontrib><creatorcontrib>Mikolajick, Thomas</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Xplore Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) Online</collection><collection>IEEE Xplore</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Hyper Article en Ligne (HAL)</collection><collection>Hyper Article en Ligne (HAL) (Open Access)</collection><collection>DOAJ Directory of Open Access Journals</collection><jtitle>IEEE journal on exploratory solid-state computational devices and circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Marchand, Cedric</au><au>O'Connor, Ian</au><au>Cantan, Mayeul</au><au>Breyer, Evelyn T.</au><au>Slesazeck, Stefan</au><au>Mikolajick, Thomas</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A FeFET-Based Hybrid Memory Accessible by Content and by Address</atitle><jtitle>IEEE journal on exploratory solid-state computational devices and circuits</jtitle><stitle>JXCDC</stitle><date>2022-06-01</date><risdate>2022</risdate><volume>8</volume><issue>1</issue><spage>19</spage><epage>26</epage><pages>19-26</pages><issn>2329-9231</issn><eissn>2329-9231</eissn><coden>IJESQ5</coden><abstract>Emerging nonvolatile memory technologies are attracting interest from the system design level to implement alternatives to conventional von-Neumann computing architectures. In particular, the hafnium oxide-based ferroelectric (FE) memory technology is fully CMOS-compatible and has already been used for logic-in-memory architectures or compact ternary content addressable memory (TCAM) cells. These enable the tight combination of different functionalities in the same circuit to reduce implementation area and energy consumption. In this article, we propose a new hybrid memory circuit that combines TCAM and normal memory capability: the Ternary Content addressable and MEMory (TC-MEM). A 1-bit TC-MEM circuit is proposed and discussed in detail, both as a concept and through its implementation in a 28-nm ferroelectric field-effect transistor (FeFET) technology. Measurement results demonstrate the circuit functionality. We also discuss how to scale it to multibit circuits, as well as its use both as a TCAM and as a normal memory allowing the implementation of reversible functions using one memory table instead of two memory tables, and in-memory-computing concepts.</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/JXCDC.2022.3168057</doi><tpages>8</tpages><orcidid>https://orcid.org/0000-0002-0414-0321</orcidid><orcidid>https://orcid.org/0000-0002-6238-9600</orcidid><orcidid>https://orcid.org/0000-0002-2546-6662</orcidid><orcidid>https://orcid.org/0000-0001-7355-4395</orcidid><orcidid>https://orcid.org/0000-0003-3814-0378</orcidid><orcidid>https://orcid.org/0000-0001-9894-3418</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2329-9231
ispartof IEEE journal on exploratory solid-state computational devices and circuits, 2022-06, Vol.8 (1), p.19-26
issn 2329-9231
2329-9231
language eng
recordid cdi_proquest_journals_2660159779
source IEEE Xplore Open Access Journals
subjects Associative memory
Capacitors
Computation
Computer architecture
Computer Science
Emerging Technologies
Energy consumption
Engineering Sciences
FeFETs
Ferroelectric field-effect transistor (FeFET)
Ferroelectric materials
Ferroelectricity
Field effect transistors
Hafnium oxide
Hardware Architecture
in-memory-computing (IMC)
Logic gates
logic-in-memory
memory
Micro and nanotechnologies
Microelectronics
Semiconductor devices
Systems design
ternary content addressable memory (TCAM)
Threshold voltage
Transistors
Writing
title A FeFET-Based Hybrid Memory Accessible by Content and by Address
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T15%3A17%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_doaj_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20FeFET-Based%20Hybrid%20Memory%20Accessible%20by%20Content%20and%20by%20Address&rft.jtitle=IEEE%20journal%20on%20exploratory%20solid-state%20computational%20devices%20and%20circuits&rft.au=Marchand,%20Cedric&rft.date=2022-06-01&rft.volume=8&rft.issue=1&rft.spage=19&rft.epage=26&rft.pages=19-26&rft.issn=2329-9231&rft.eissn=2329-9231&rft.coden=IJESQ5&rft_id=info:doi/10.1109/JXCDC.2022.3168057&rft_dat=%3Cproquest_doaj_%3E2660159779%3C/proquest_doaj_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c439t-3a79206d0172821562f9a661a02e3a4696646e420974d57f6b47f6ccc74622da3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2660159779&rft_id=info:pmid/&rft_ieee_id=9758734&rfr_iscdi=true