Start of Packet Detection and Synchronization for LoraWAN Modulated Signals

LoRaWAN is one of the most employed systems among the Low Power Wide Area Networks. An open problem for the LoRaWAN system is the receiver's overall synchronization, including the detection of the start of the LoRaWAN packet and the correction of the carrier frequency offset and time offset. Th...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on wireless communications 2022-06, Vol.21 (6), p.4608-4621
Main Authors: Vangelista, Lorenzo, Cattapan, Alessandro
Format: Article
Language:English
Subjects:
Algorithms
Carrier frequencies
Chips (electronics)
Demodulation
Error analysis
Frequency estimation
Frequency synchronization
LoRa
LoRaWAN
Low-power wide area networks
LPWAN
Signal to noise ratio
Subsystems
Synchronism
Synchronization
Time-frequency analysis
Wide area networks
Wireless communication
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:LoRaWAN is one of the most employed systems among the Low Power Wide Area Networks. An open problem for the LoRaWAN system is the receiver's overall synchronization, including the detection of the start of the LoRaWAN packet and the correction of the carrier frequency offset and time offset. The implementation of such a subsystem in currently available chipsets for LoRaWAN is not known. This paper provides a description of a new synchronization subsystem for a LoRaWAN receiver in realistic scenarios, considering the usual operating regions (in terms, for example, of Signal-to-Noise Ratio, maximum carrier frequency offset, and allowed Packet Error Rate). The ambiguity of the effects of the time offset and the carrier frequency offset on the LoRaWAN preamble are established analytically. Different options for the synchronization subsystem are provided, one of which is particularly suited if the requirements on the maximum frequency offset are those set for off-the-shelf chipsets. The performance of the proposed synchronization subsystem and the start of the packet detection algorithm is evaluated through a campaign of simulations. The results confirm that the proposed subsystem meets all of the requirements for successful demodulation and detection of the data part following the preamble.
ISSN:1536-1276
1558-2248
DOI:10.1109/TWC.2021.3131802