Low Power CMOS Design of Phase Locked Loop for Fastest Frequency Acquisition at Various Nanometer Technologies

The performance of any VLSI circuit depends on its design architecture. Designing a power-efficient device is the most challenging criteria. In most telecommunication applications, Phase Lock Loop (PLL) plays a major role. It creates an response signal with the same phase as the input signal. The ma...

Full description

Saved in:
Bibliographic Details
Published in:Wireless personal communications 2022-08, Vol.125 (3), p.2239-2251
Main Authors: Gavaskar, K., Dhivya, R., Dimple Dayana, R.
Format: Article
Language:English
Subjects:
Circuit design
CMOS
Communications Engineering
Computer Communication Networks
Design
Energy dissipation
Engineering
Integrated circuits
Networks
Phase locked loops
Power consumption
Power management
Signal,Image and Speech Processing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The performance of any VLSI circuit depends on its design architecture. Designing a power-efficient device is the most challenging criteria. In most telecommunication applications, Phase Lock Loop (PLL) plays a major role. It creates an response signal with the same phase as the input signal. The main problem in PLL design is to achieve a high operating frequency while using the least amount of power. The complete power dissipation of PLL can be condensed by minimising the power consumption of the Phase Frequency Detector, which is a significant block of PLL. All the results related to the proposed designs have been obtained using Tanner Tool 45, 180, and 250 nm CMOS processes. The proposed PLL design shows a reduction in power of up to 180.85 microwatts, which is significantly 3% lower than the existing PLL. The time delay obtained in the proposed PLL design is 6.872 ns, which is 10% less than the existing PLL design, and the obtained PDP is 12% less than the existing PLL design. The suggested design also has a greater flow frequency of 2.31 GHz, making it a viable circuit for high-performance PLL systems, according to simulation data.
ISSN:0929-6212
1572-834X
DOI:10.1007/s11277-022-09654-6