A First Look at RISC-V Virtualization From an Embedded Systems Perspective

• Published in: IEEE transactions on computers 2022-09, Vol.71 (9), p.2177-2190
• Main Authors: Sa, Bruno, Martins, Jose, Pinto, Sandro
• Format: Article
• Language: English
• Subjects: Eletrónica e Informática; Embedded Systems; Engenharia e Tecnologia; Engenharia Eletrotécnica; H-extension; Hardware; Hypervisor; Indústria; inovação e infraestruturas; mixed-criticality; Partitioning; Registers; RISC-V; Rockets; Science & Technology; Software; Specifications; Virtual machine monitors; Virtual machining; Virtualization
• ISSN: 0018-9340; 1557-9956
• DOI: 10.1109/TC.2021.3124320

This article describes the first public implementation and evaluation of the latest version of the RISC-V hypervisor extension (H-extension v0.6.1) specification in a Rocket chip core. To perform a meaningful evaluation for modern multi-core embedded and mixed-criticality systems, we have ported Bao, an open-source static partitioning hypervisor, to RISC-V. We have also extended the RISC-V platform-level interrupt controller (PLIC) to enable direct guest interrupt injection with low and deterministic latency and we have enhanced the timer infrastructure to avoid trap and emulation overheads. Experiments were carried out in FireSim, a cycle-accurate, FPGA-accelerated simulator, and the system was also successfully deployed and tested in a Zynq UltraScale+ MPSoC ZCU104. Our hardware implementation was open-sourced and is currently in use by the RISC-V community towards the ratification of the H-extension specification.