A tunable lossy grounded capacitance multiplier circuit based on VDTA for the low frequency operations

Capacitors occupy very large area on chips. To reduce the occupation area on chip for circuits employing large capacitances, capacitance multipliers are used. In this work, a new design of Voltage Differencing Transconductance Amplifier based capacitance multiplier and its CMOS implementation are pr...

Full description

Saved in:
Bibliographic Details
Published in:Analog integrated circuits and signal processing 2022-11, Vol.113 (2), p.163-170
Main Authors: Ozenli, Deniz, Alaybeyoglu, Ersin, Kuntman, Hakan
Format: Article
Language:English
Subjects:
Capacitance
Capacitors
Circuit design
Circuits and Systems
Electrical Engineering
Engineering
Low frequencies
Monte Carlo simulation
Multipliers
Signal,Image and Speech Processing
Transconductance
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Capacitors occupy very large area on chips. To reduce the occupation area on chip for circuits employing large capacitances, capacitance multipliers are used. In this work, a new design of Voltage Differencing Transconductance Amplifier based capacitance multiplier and its CMOS implementation are proposed. The multiplication factor of the proposed circuit can be electronically tunable between 115 and 150. The design of the proposed grounded capacitor multiplier is verified with the simulations in Cadence environment with 0.18 µm TSMC technology. Also, Monte-Carlo analysis and temperature behavior are investigated under post-layout realization of the proposed multipler circuit (27.58 µm × 44.68 µm). Taken into consideration with respect to counterparts studies in the literature, proposed architecture gives promising results under different operating conditions for the low frequency applications.
ISSN:0925-1030
1573-1979
DOI:10.1007/s10470-022-02077-0