Small pixel high-spatial resolution photon-counting prototype IC for synchrotron applications

This paper presents the design and simulation of a prototype chip in the CMOS 40 nm process for high spatial resolution operation at the ESRF-EBS synchrotron. The core of the prototype IC is the pixel matrix with 50 µm pitch, operating in a single photon counting mode. Each pixel contains a Charge S...

Full description

Saved in:
Bibliographic Details
Published in:Journal of instrumentation 2023-01, Vol.18 (1), p.C01052
Main Authors: Grybos, P., Kleczek, R., Kmon, P., Otfinowski, P., Fajardo, P.
Format: Article
Language:English
Subjects:
Algorithms
Circuits
Front-end electronics for detector readout
Integrated circuits
Leakage current
Photons
Pixelated detectors and associated VLSI electronics
Pixels
Prototypes
Spatial resolution
Synchrotrons
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents the design and simulation of a prototype chip in the CMOS 40 nm process for high spatial resolution operation at the ESRF-EBS synchrotron. The core of the prototype IC is the pixel matrix with 50 µm pitch, operating in a single photon counting mode. Each pixel contains a Charge Sensitive Amplifier (CSA) with a fast discharge block and detector leakage current compensation circuit. The CSA output is directly connected to the discriminator with an offset trimming capability. The chip is optimized for operation with a monochromatic X-ray beam with an energy of up to 30 keV. Furthermore, several algorithms of interpixel communication are implemented in the chip to increase detector spatial resolution by using the charge sharing effect.
ISSN:1748-0221
1748-0221
DOI:10.1088/1748-0221/18/01/C01052