Loading…
Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs
The effects of low net-doped region on the electrical performance of tunnel field-effect transistors (TFETs) are investigated using TCAD simulation. Compared with previous studies, it is observed that the low net-doped region between the source and pocket can enhance TFET electrical characteristics...
Saved in:
Published in: | IEEE access 2023-01, Vol.11, p.1-1 |
---|---|
Main Authors: | , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | cdi_FETCH-LOGICAL-c359t-5f29d1a1b0fb1fbaaf9ce4814f987315da953c87c5e81262021c2e8ce885efbb3 |
container_end_page | 1 |
container_issue | |
container_start_page | 1 |
container_title | IEEE access |
container_volume | 11 |
creator | Nam, Ki Ryung Kim, Kwang Soo Choi, Woo Young |
description | The effects of low net-doped region on the electrical performance of tunnel field-effect transistors (TFETs) are investigated using TCAD simulation. Compared with previous studies, it is observed that the low net-doped region between the source and pocket can enhance TFET electrical characteristics such as on-current ( I on ) and subthreshold swing (SS) with fine on-off current ratio ( I on / I off ). By optimizing the length of the low net-doped region, I on increased 14.6 times and the SS is reduced by 34.6 % compared with the TFET where the low net-doped region was not considered. Furthermore, guidelines for designing counter-doped pocket are proposed considering the low net-doped region. The local minimum in the conduction band can be used to further improve the on-current and SS performance by adjusting the pocket width and doping concentration. To avoid pocket-induced SS degradation, the pocket doping concentration must also be taken into account when determining the optimal value of the pocket width and vice versa. |
doi_str_mv | 10.1109/ACCESS.2023.3262285 |
format | article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2793211388</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10082935</ieee_id><doaj_id>oai_doaj_org_article_bb890980a718458bab3b7dfbad0169d3</doaj_id><sourcerecordid>2793211388</sourcerecordid><originalsourceid>FETCH-LOGICAL-c359t-5f29d1a1b0fb1fbaaf9ce4814f987315da953c87c5e81262021c2e8ce885efbb3</originalsourceid><addsrcrecordid>eNpNkU9LAzEQxYMoWGo_gR4WPG_Nn6abHMu2aqGg0HoOSXZSU9dNzW4P9dObukWcS4bHvDcZfgjdEjwmBMuHWVku1usxxZSNGZ1SKvgFGlAylTnjbHr5r79Go7bd4VQiSbwYoOWiBttFb3Wdle86attB9N-686HJzDErw6FJSj4Pe6iy12A_oMvm0Pptk_km2xyaBurscbFpb9CV03ULo_M7RG9JLp_z1cvTspytcsu47HLuqKyIJgY7Q5zR2kkLE0EmToqCEV5pyZkVheUgSLoGU2IpCAtCcHDGsCFa9rlV0Du1j_5Tx6MK2qtfIcSt0rHztgZljJBYCqwLIiZcGG2YKaq0tMLp_IqlrPs-ax_D1wHaTu3CITbp-4oWklFCmBBpivVTNoa2jeD-thKsTghUj0CdEKgzguS6610eAP45sKAysfgBoaiBnw</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2793211388</pqid></control><display><type>article</type><title>Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs</title><source>IEEE Xplore Open Access Journals</source><creator>Nam, Ki Ryung ; Kim, Kwang Soo ; Choi, Woo Young</creator><creatorcontrib>Nam, Ki Ryung ; Kim, Kwang Soo ; Choi, Woo Young</creatorcontrib><description>The effects of low net-doped region on the electrical performance of tunnel field-effect transistors (TFETs) are investigated using TCAD simulation. Compared with previous studies, it is observed that the low net-doped region between the source and pocket can enhance TFET electrical characteristics such as on-current ( I on ) and subthreshold swing (SS) with fine on-off current ratio ( I on / I off ). By optimizing the length of the low net-doped region, I on increased 14.6 times and the SS is reduced by 34.6 % compared with the TFET where the low net-doped region was not considered. Furthermore, guidelines for designing counter-doped pocket are proposed considering the low net-doped region. The local minimum in the conduction band can be used to further improve the on-current and SS performance by adjusting the pocket width and doping concentration. To avoid pocket-induced SS degradation, the pocket doping concentration must also be taken into account when determining the optimal value of the pocket width and vice versa.</description><identifier>ISSN: 2169-3536</identifier><identifier>EISSN: 2169-3536</identifier><identifier>DOI: 10.1109/ACCESS.2023.3262285</identifier><identifier>CODEN: IAECCG</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>Conduction bands ; counter-doped pocket ; Doping ; Electric fields ; Electric variables ; Electrical properties ; Field effect transistors ; Junctions ; Logic gates ; low net-doped region ; Optimization ; pocket width ; Semiconductor devices ; TFETs ; Tunnel field-effect transistor (TFET) ; Tunneling ; tunneling width ; Tunnels</subject><ispartof>IEEE access, 2023-01, Vol.11, p.1-1</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c359t-5f29d1a1b0fb1fbaaf9ce4814f987315da953c87c5e81262021c2e8ce885efbb3</cites><orcidid>0000-0001-8243-3472 ; 0000-0002-5515-2912</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10082935$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,776,780,27612,27903,27904,54911</link.rule.ids></links><search><creatorcontrib>Nam, Ki Ryung</creatorcontrib><creatorcontrib>Kim, Kwang Soo</creatorcontrib><creatorcontrib>Choi, Woo Young</creatorcontrib><title>Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs</title><title>IEEE access</title><addtitle>Access</addtitle><description>The effects of low net-doped region on the electrical performance of tunnel field-effect transistors (TFETs) are investigated using TCAD simulation. Compared with previous studies, it is observed that the low net-doped region between the source and pocket can enhance TFET electrical characteristics such as on-current ( I on ) and subthreshold swing (SS) with fine on-off current ratio ( I on / I off ). By optimizing the length of the low net-doped region, I on increased 14.6 times and the SS is reduced by 34.6 % compared with the TFET where the low net-doped region was not considered. Furthermore, guidelines for designing counter-doped pocket are proposed considering the low net-doped region. The local minimum in the conduction band can be used to further improve the on-current and SS performance by adjusting the pocket width and doping concentration. To avoid pocket-induced SS degradation, the pocket doping concentration must also be taken into account when determining the optimal value of the pocket width and vice versa.</description><subject>Conduction bands</subject><subject>counter-doped pocket</subject><subject>Doping</subject><subject>Electric fields</subject><subject>Electric variables</subject><subject>Electrical properties</subject><subject>Field effect transistors</subject><subject>Junctions</subject><subject>Logic gates</subject><subject>low net-doped region</subject><subject>Optimization</subject><subject>pocket width</subject><subject>Semiconductor devices</subject><subject>TFETs</subject><subject>Tunnel field-effect transistor (TFET)</subject><subject>Tunneling</subject><subject>tunneling width</subject><subject>Tunnels</subject><issn>2169-3536</issn><issn>2169-3536</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>DOA</sourceid><recordid>eNpNkU9LAzEQxYMoWGo_gR4WPG_Nn6abHMu2aqGg0HoOSXZSU9dNzW4P9dObukWcS4bHvDcZfgjdEjwmBMuHWVku1usxxZSNGZ1SKvgFGlAylTnjbHr5r79Go7bd4VQiSbwYoOWiBttFb3Wdle86attB9N-686HJzDErw6FJSj4Pe6iy12A_oMvm0Pptk_km2xyaBurscbFpb9CV03ULo_M7RG9JLp_z1cvTspytcsu47HLuqKyIJgY7Q5zR2kkLE0EmToqCEV5pyZkVheUgSLoGU2IpCAtCcHDGsCFa9rlV0Du1j_5Tx6MK2qtfIcSt0rHztgZljJBYCqwLIiZcGG2YKaq0tMLp_IqlrPs-ax_D1wHaTu3CITbp-4oWklFCmBBpivVTNoa2jeD-thKsTghUj0CdEKgzguS6610eAP45sKAysfgBoaiBnw</recordid><startdate>20230101</startdate><enddate>20230101</enddate><creator>Nam, Ki Ryung</creator><creator>Kim, Kwang Soo</creator><creator>Choi, Woo Young</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0001-8243-3472</orcidid><orcidid>https://orcid.org/0000-0002-5515-2912</orcidid></search><sort><creationdate>20230101</creationdate><title>Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs</title><author>Nam, Ki Ryung ; Kim, Kwang Soo ; Choi, Woo Young</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c359t-5f29d1a1b0fb1fbaaf9ce4814f987315da953c87c5e81262021c2e8ce885efbb3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Conduction bands</topic><topic>counter-doped pocket</topic><topic>Doping</topic><topic>Electric fields</topic><topic>Electric variables</topic><topic>Electrical properties</topic><topic>Field effect transistors</topic><topic>Junctions</topic><topic>Logic gates</topic><topic>low net-doped region</topic><topic>Optimization</topic><topic>pocket width</topic><topic>Semiconductor devices</topic><topic>TFETs</topic><topic>Tunnel field-effect transistor (TFET)</topic><topic>Tunneling</topic><topic>tunneling width</topic><topic>Tunnels</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Nam, Ki Ryung</creatorcontrib><creatorcontrib>Kim, Kwang Soo</creatorcontrib><creatorcontrib>Choi, Woo Young</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Xplore Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Xplore</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Directory of Open Access Journals</collection><jtitle>IEEE access</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Nam, Ki Ryung</au><au>Kim, Kwang Soo</au><au>Choi, Woo Young</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs</atitle><jtitle>IEEE access</jtitle><stitle>Access</stitle><date>2023-01-01</date><risdate>2023</risdate><volume>11</volume><spage>1</spage><epage>1</epage><pages>1-1</pages><issn>2169-3536</issn><eissn>2169-3536</eissn><coden>IAECCG</coden><abstract>The effects of low net-doped region on the electrical performance of tunnel field-effect transistors (TFETs) are investigated using TCAD simulation. Compared with previous studies, it is observed that the low net-doped region between the source and pocket can enhance TFET electrical characteristics such as on-current ( I on ) and subthreshold swing (SS) with fine on-off current ratio ( I on / I off ). By optimizing the length of the low net-doped region, I on increased 14.6 times and the SS is reduced by 34.6 % compared with the TFET where the low net-doped region was not considered. Furthermore, guidelines for designing counter-doped pocket are proposed considering the low net-doped region. The local minimum in the conduction band can be used to further improve the on-current and SS performance by adjusting the pocket width and doping concentration. To avoid pocket-induced SS degradation, the pocket doping concentration must also be taken into account when determining the optimal value of the pocket width and vice versa.</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/ACCESS.2023.3262285</doi><tpages>1</tpages><orcidid>https://orcid.org/0000-0001-8243-3472</orcidid><orcidid>https://orcid.org/0000-0002-5515-2912</orcidid><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | ISSN: 2169-3536 |
ispartof | IEEE access, 2023-01, Vol.11, p.1-1 |
issn | 2169-3536 2169-3536 |
language | eng |
recordid | cdi_proquest_journals_2793211388 |
source | IEEE Xplore Open Access Journals |
subjects | Conduction bands counter-doped pocket Doping Electric fields Electric variables Electrical properties Field effect transistors Junctions Logic gates low net-doped region Optimization pocket width Semiconductor devices TFETs Tunnel field-effect transistor (TFET) Tunneling tunneling width Tunnels |
title | Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T19%3A17%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Electrical%20Characterization%20by%20Counter-Doped%20Pocket%20Design%20in%20Tunnel%20FETs&rft.jtitle=IEEE%20access&rft.au=Nam,%20Ki%20Ryung&rft.date=2023-01-01&rft.volume=11&rft.spage=1&rft.epage=1&rft.pages=1-1&rft.issn=2169-3536&rft.eissn=2169-3536&rft.coden=IAECCG&rft_id=info:doi/10.1109/ACCESS.2023.3262285&rft_dat=%3Cproquest_cross%3E2793211388%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c359t-5f29d1a1b0fb1fbaaf9ce4814f987315da953c87c5e81262021c2e8ce885efbb3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2793211388&rft_id=info:pmid/&rft_ieee_id=10082935&rfr_iscdi=true |