Loading…

Compact MV-Insulated MHz Transformer-Coupled Gate Driver With Staged Turn-Off Scheme for Series-Connected Power Devices in DC Circuit Breaker Applications

The short-circuit protection equipment of dc circuit breaker (DCCB) is important for the dc grid. Also, the series-connected power devices are usually employed in the solid-state circuit breaker (SSCB) or hybrid circuit breaker (HCB) to meet the clamping voltage requirement. A simple passive gate dr...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of emerging and selected topics in power electronics 2023-04, Vol.11 (2), p.1627-1638
Main Authors: Liu, Jian, Ravi, Lakshmi, Burgos, Rolando, Schmalz, Steve C., Schroedermeier, Andy, Dong, Dong
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The short-circuit protection equipment of dc circuit breaker (DCCB) is important for the dc grid. Also, the series-connected power devices are usually employed in the solid-state circuit breaker (SSCB) or hybrid circuit breaker (HCB) to meet the clamping voltage requirement. A simple passive gate driver and power supply solution is a critical component to drive the circuit breakers more cost-effective and reliable. This article proposed a novel compact MV-insulated transformer-coupled gate driver method, which combines the auxiliary power and gate signal together. The proposed high-frequency-modulated multilevel transformer voltage enables both the simultaneous and the staged turn-off schemes. Besides, the cascade high- and low-voltage transformer structures simplify the insulation design and demonstrate better scalability. The common-mode current could be suppressed as well using this structure. The design example of a compact 2-MHz high-voltage planar transformer with >13-kV partial-discharge-free insulation capability is illustrated. Finally, the simulation and experimental results are also given to demonstrate the feasibility of the proposed gate driver method.
ISSN:2168-6777
2168-6785
DOI:10.1109/JESTPE.2022.3227278