AEx: Automated High-Level Synthesis of Compiler Programmable Co-Processors

Modern High Level Synthesis (HLS) tools succeed well in their engineering productivity goal, but still require toolset and target technology specific modifications to the source code to guide the process towards an efficient implementation. Furthermore, their end result is a fixed function accelerat...

Full description

Saved in:
Bibliographic Details
Published in:Journal of signal processing systems 2023-09, Vol.95 (9), p.1051-1065
Main Authors: Hirvonen, Alex, Leppänen, Topi, Hepola, Kari, Multanen, Joonas, Hoozemans, Joost, Jääskeläinen, Pekka
Format: Article
Language:English
Subjects:
Automation
Circuits and Systems
Computer Imaging
Electrical Engineering
Engineering
High level synthesis
Image Processing and Computer Vision
Microprocessors
Pattern Recognition
Pattern Recognition and Graphics
Performance enhancement
Signal,Image and Speech Processing
Source code
Vision
Workflow
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Modern High Level Synthesis (HLS) tools succeed well in their engineering productivity goal, but still require toolset and target technology specific modifications to the source code to guide the process towards an efficient implementation. Furthermore, their end result is a fixed function accelerator with limited field and runtime flexibility. In this paper we describe the status of AEx, a novel work-in-progress HLS tool developed in the FitOptiVis ECSEL JU project. AEx is based on automated exploration of architectures using a flexible and lightweight parallel co-processor template. We compare its current performance in CHStone C-language benchmarks to the state of the art FPGA HLS tool Vitis, provide ASIC implementation numbers, and identify the main remaining toolset features that are expected to dramatically further improve the performance. The potential is explored with a hand-optimized case study that shows only 1.64x performance slowdown with the programmable co-processor in comparison to the fixed function Vitis HLS result.
ISSN:1939-8018
1939-8115
DOI:10.1007/s11265-023-01841-3