Design and Analysis of Electrical Characteristics of 14nm SOI-based Trigate Gaussian Channel Junctionless FinFET

• Published in: Journal of physics. Conference series 2023-10, Vol.2622 (1), p.12020
• Main Authors: Ramakrishnan, Mathangi, Alias, Nurul Ezaila, Hamzah, Afiq, Tan, Michael Loong Peng, Yusof, Yusmeeraz, Natarajamoorthy, Mathan
• Format: Article
• Language: English
• Subjects: MOSFETs; Normal distribution; Physics; Thickness; Transconductance; Work functions
• ISSN: 1742-6588; 1742-6596
• DOI: 10.1088/1742-6596/2622/1/012020

Planar MOSFETs are reaching their physical limits. To overcome the limitations and improve channel gate control, FinFET technology, which uses many gate devices, is a superior choice while lowering the size of planar MOSFETs even further. In this paper, 14nm Silicon-On-Insulator-based Trigate Gaussian Channel Junctionless FinFET is presented. The gate length of 14nm is considered along with an Equivalent Oxide Thickness of 1nm, 5nm as fin width, and the work function of the gate metal is 4.75eV. The device architecture has a non-uniform doping profile (Gaussian distribution) across the fin’s thickness. It is devised to address the effects of Random Dopant Fluctuations such as channel mobility degradation in Junctionless FinFET based devices. The impact of fin height (F h ), gate dielectric and spacer dielectric on the Drain Induced Barrier Lowering, Subthreshold Swing, drain current of GC-JLFinFET is analyzed. The results show that the I on =101.5μA/μm and I on /I off is 3.2×10 7 are obtained for the proposed device structure compared to the existing structure, which has I on /I off of 1.1x10 7 . Furthermore, the proposed design shows better efficiency in short channel characteristics, namely DIBL=25.3 mV/V, Subthreshold Swing=63.88 mV/dec and Transconductance =3.621×10 5 S/μm. Thus the Gaussian Channel-based FinFET architecture can provide optimum results for Junctionless-based FinFET devices.