Loading…
PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
Data movement between the processor and the main memory is a first-order obstacle against improving performance and energy efficiency in modern systems. To address this obstacle, Processing-using-Memory (PuM) is a promising approach where bulk-bitwise operations are performed leveraging intrinsic an...
Saved in:
Published in: | arXiv.org 2024-03 |
---|---|
Main Authors: | , , , , , , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | |
container_issue | |
container_start_page | |
container_title | arXiv.org |
container_volume | |
creator | Ismail Emir Yuksel Yahya Can Tugrul F Nisa Bostanci Abdullah Giray Yaglikci Olgun, Ataberk Oliveira, Geraldo F Soysal, Melina Luo, Haocong Juan Gomez Luna Sadrosadati, Mohammad Mutlu, Onur |
description | Data movement between the processor and the main memory is a first-order obstacle against improving performance and energy efficiency in modern systems. To address this obstacle, Processing-using-Memory (PuM) is a promising approach where bulk-bitwise operations are performed leveraging intrinsic analog properties within the DRAM array and massive parallelism across DRAM columns. Unfortunately, 1) modern off-the-shelf DRAM chips do not officially support PuM operations, and 2) existing techniques of performing PuM operations on off-the-shelf DRAM chips suffer from two key limitations. First, these techniques have low success rates, i.e., only a small fraction of DRAM columns can correctly execute PuM operations because they operate beyond manufacturer-recommended timing constraints, causing these operations to be highly susceptible to noise and process variation. Second, these techniques have limited compute primitives, preventing them from fully leveraging parallelism across DRAM columns and thus hindering their performance benefits. We propose PULSAR, a new technique to enable high-success-rate and high-performance PuM operations in off-the-shelf DRAM chips. PULSAR leverages our new observation that a carefully crafted sequence of DRAM commands simultaneously activates up to 32 DRAM rows. PULSAR overcomes the limitations of existing techniques by 1) replicating the input data to improve the success rate and 2) enabling new bulk bitwise operations (e.g., many-input majority, Multi-RowInit, and Bulk-Write) to improve the performance. Our analysis on 120 off-the-shelf DDR4 chips from two major manufacturers shows that PULSAR achieves a 24.18% higher success rate and 121% higher performance over seven arithmetic-logic operations compared to FracDRAM, a state-of-the-art off-the-shelf DRAM-based PuM technique. |
format | article |
fullrecord | <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_journals_2898769983</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2898769983</sourcerecordid><originalsourceid>FETCH-proquest_journals_28987699833</originalsourceid><addsrcrecordid>eNqNyk8PwTAYgPFGIiH4Dm_i3GRafza3ZYgDIRtnKd5apWtnbYlvz8EHcHoOv6dFuozzEY3HjHXIwLl7FEVsOmOTCe-Sen_cFGk-h0JVQXth0AYHW2HeNLcvSC9ePYVX1oC0DeSolThrBGGusFa3ku6x-UIlzAUhs1UdvDI3UAZ2UlJfIi1K1BIWebqFrFS165O2FNrh4NceGa6Wh2xN68Y-Ajp_utvQmC-dWJzEs2mSxJz_d30A25ZJLg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2898769983</pqid></control><display><type>article</type><title>PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips</title><source>Publicly Available Content (ProQuest)</source><creator>Ismail Emir Yuksel ; Yahya Can Tugrul ; F Nisa Bostanci ; Abdullah Giray Yaglikci ; Olgun, Ataberk ; Oliveira, Geraldo F ; Soysal, Melina ; Luo, Haocong ; Juan Gomez Luna ; Sadrosadati, Mohammad ; Mutlu, Onur</creator><creatorcontrib>Ismail Emir Yuksel ; Yahya Can Tugrul ; F Nisa Bostanci ; Abdullah Giray Yaglikci ; Olgun, Ataberk ; Oliveira, Geraldo F ; Soysal, Melina ; Luo, Haocong ; Juan Gomez Luna ; Sadrosadati, Mohammad ; Mutlu, Onur</creatorcontrib><description>Data movement between the processor and the main memory is a first-order obstacle against improving performance and energy efficiency in modern systems. To address this obstacle, Processing-using-Memory (PuM) is a promising approach where bulk-bitwise operations are performed leveraging intrinsic analog properties within the DRAM array and massive parallelism across DRAM columns. Unfortunately, 1) modern off-the-shelf DRAM chips do not officially support PuM operations, and 2) existing techniques of performing PuM operations on off-the-shelf DRAM chips suffer from two key limitations. First, these techniques have low success rates, i.e., only a small fraction of DRAM columns can correctly execute PuM operations because they operate beyond manufacturer-recommended timing constraints, causing these operations to be highly susceptible to noise and process variation. Second, these techniques have limited compute primitives, preventing them from fully leveraging parallelism across DRAM columns and thus hindering their performance benefits. We propose PULSAR, a new technique to enable high-success-rate and high-performance PuM operations in off-the-shelf DRAM chips. PULSAR leverages our new observation that a carefully crafted sequence of DRAM commands simultaneously activates up to 32 DRAM rows. PULSAR overcomes the limitations of existing techniques by 1) replicating the input data to improve the success rate and 2) enabling new bulk bitwise operations (e.g., many-input majority, Multi-RowInit, and Bulk-Write) to improve the performance. Our analysis on 120 off-the-shelf DDR4 chips from two major manufacturers shows that PULSAR achieves a 24.18% higher success rate and 121% higher performance over seven arithmetic-logic operations compared to FracDRAM, a state-of-the-art off-the-shelf DRAM-based PuM technique.</description><identifier>EISSN: 2331-8422</identifier><language>eng</language><publisher>Ithaca: Cornell University Library, arXiv.org</publisher><subject>Barriers ; Columns (structural) ; Dynamic random access memory ; Microprocessors ; Parallel processing ; Performance enhancement ; Pulsars ; Success</subject><ispartof>arXiv.org, 2024-03</ispartof><rights>2024. This work is published under http://creativecommons.org/licenses/by/4.0/ (the “License”). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.proquest.com/docview/2898769983?pq-origsite=primo$$EHTML$$P50$$Gproquest$$Hfree_for_read</linktohtml><link.rule.ids>776,780,25732,36991,44569</link.rule.ids></links><search><creatorcontrib>Ismail Emir Yuksel</creatorcontrib><creatorcontrib>Yahya Can Tugrul</creatorcontrib><creatorcontrib>F Nisa Bostanci</creatorcontrib><creatorcontrib>Abdullah Giray Yaglikci</creatorcontrib><creatorcontrib>Olgun, Ataberk</creatorcontrib><creatorcontrib>Oliveira, Geraldo F</creatorcontrib><creatorcontrib>Soysal, Melina</creatorcontrib><creatorcontrib>Luo, Haocong</creatorcontrib><creatorcontrib>Juan Gomez Luna</creatorcontrib><creatorcontrib>Sadrosadati, Mohammad</creatorcontrib><creatorcontrib>Mutlu, Onur</creatorcontrib><title>PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips</title><title>arXiv.org</title><description>Data movement between the processor and the main memory is a first-order obstacle against improving performance and energy efficiency in modern systems. To address this obstacle, Processing-using-Memory (PuM) is a promising approach where bulk-bitwise operations are performed leveraging intrinsic analog properties within the DRAM array and massive parallelism across DRAM columns. Unfortunately, 1) modern off-the-shelf DRAM chips do not officially support PuM operations, and 2) existing techniques of performing PuM operations on off-the-shelf DRAM chips suffer from two key limitations. First, these techniques have low success rates, i.e., only a small fraction of DRAM columns can correctly execute PuM operations because they operate beyond manufacturer-recommended timing constraints, causing these operations to be highly susceptible to noise and process variation. Second, these techniques have limited compute primitives, preventing them from fully leveraging parallelism across DRAM columns and thus hindering their performance benefits. We propose PULSAR, a new technique to enable high-success-rate and high-performance PuM operations in off-the-shelf DRAM chips. PULSAR leverages our new observation that a carefully crafted sequence of DRAM commands simultaneously activates up to 32 DRAM rows. PULSAR overcomes the limitations of existing techniques by 1) replicating the input data to improve the success rate and 2) enabling new bulk bitwise operations (e.g., many-input majority, Multi-RowInit, and Bulk-Write) to improve the performance. Our analysis on 120 off-the-shelf DDR4 chips from two major manufacturers shows that PULSAR achieves a 24.18% higher success rate and 121% higher performance over seven arithmetic-logic operations compared to FracDRAM, a state-of-the-art off-the-shelf DRAM-based PuM technique.</description><subject>Barriers</subject><subject>Columns (structural)</subject><subject>Dynamic random access memory</subject><subject>Microprocessors</subject><subject>Parallel processing</subject><subject>Performance enhancement</subject><subject>Pulsars</subject><subject>Success</subject><issn>2331-8422</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><sourceid>PIMPY</sourceid><recordid>eNqNyk8PwTAYgPFGIiH4Dm_i3GRafza3ZYgDIRtnKd5apWtnbYlvz8EHcHoOv6dFuozzEY3HjHXIwLl7FEVsOmOTCe-Sen_cFGk-h0JVQXth0AYHW2HeNLcvSC9ePYVX1oC0DeSolThrBGGusFa3ku6x-UIlzAUhs1UdvDI3UAZ2UlJfIi1K1BIWebqFrFS165O2FNrh4NceGa6Wh2xN68Y-Ajp_utvQmC-dWJzEs2mSxJz_d30A25ZJLg</recordid><startdate>20240318</startdate><enddate>20240318</enddate><creator>Ismail Emir Yuksel</creator><creator>Yahya Can Tugrul</creator><creator>F Nisa Bostanci</creator><creator>Abdullah Giray Yaglikci</creator><creator>Olgun, Ataberk</creator><creator>Oliveira, Geraldo F</creator><creator>Soysal, Melina</creator><creator>Luo, Haocong</creator><creator>Juan Gomez Luna</creator><creator>Sadrosadati, Mohammad</creator><creator>Mutlu, Onur</creator><general>Cornell University Library, arXiv.org</general><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>HCIFZ</scope><scope>L6V</scope><scope>M7S</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>PTHSS</scope></search><sort><creationdate>20240318</creationdate><title>PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips</title><author>Ismail Emir Yuksel ; Yahya Can Tugrul ; F Nisa Bostanci ; Abdullah Giray Yaglikci ; Olgun, Ataberk ; Oliveira, Geraldo F ; Soysal, Melina ; Luo, Haocong ; Juan Gomez Luna ; Sadrosadati, Mohammad ; Mutlu, Onur</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_journals_28987699833</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Barriers</topic><topic>Columns (structural)</topic><topic>Dynamic random access memory</topic><topic>Microprocessors</topic><topic>Parallel processing</topic><topic>Performance enhancement</topic><topic>Pulsars</topic><topic>Success</topic><toplevel>online_resources</toplevel><creatorcontrib>Ismail Emir Yuksel</creatorcontrib><creatorcontrib>Yahya Can Tugrul</creatorcontrib><creatorcontrib>F Nisa Bostanci</creatorcontrib><creatorcontrib>Abdullah Giray Yaglikci</creatorcontrib><creatorcontrib>Olgun, Ataberk</creatorcontrib><creatorcontrib>Oliveira, Geraldo F</creatorcontrib><creatorcontrib>Soysal, Melina</creatorcontrib><creatorcontrib>Luo, Haocong</creatorcontrib><creatorcontrib>Juan Gomez Luna</creatorcontrib><creatorcontrib>Sadrosadati, Mohammad</creatorcontrib><creatorcontrib>Mutlu, Onur</creatorcontrib><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science & Engineering Collection</collection><collection>ProQuest Central (Alumni)</collection><collection>ProQuest Central</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central</collection><collection>SciTech Premium Collection (Proquest) (PQ_SDU_P3)</collection><collection>ProQuest Engineering Collection</collection><collection>Engineering Database</collection><collection>Publicly Available Content (ProQuest)</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>Engineering collection</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Ismail Emir Yuksel</au><au>Yahya Can Tugrul</au><au>F Nisa Bostanci</au><au>Abdullah Giray Yaglikci</au><au>Olgun, Ataberk</au><au>Oliveira, Geraldo F</au><au>Soysal, Melina</au><au>Luo, Haocong</au><au>Juan Gomez Luna</au><au>Sadrosadati, Mohammad</au><au>Mutlu, Onur</au><format>book</format><genre>document</genre><ristype>GEN</ristype><atitle>PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips</atitle><jtitle>arXiv.org</jtitle><date>2024-03-18</date><risdate>2024</risdate><eissn>2331-8422</eissn><abstract>Data movement between the processor and the main memory is a first-order obstacle against improving performance and energy efficiency in modern systems. To address this obstacle, Processing-using-Memory (PuM) is a promising approach where bulk-bitwise operations are performed leveraging intrinsic analog properties within the DRAM array and massive parallelism across DRAM columns. Unfortunately, 1) modern off-the-shelf DRAM chips do not officially support PuM operations, and 2) existing techniques of performing PuM operations on off-the-shelf DRAM chips suffer from two key limitations. First, these techniques have low success rates, i.e., only a small fraction of DRAM columns can correctly execute PuM operations because they operate beyond manufacturer-recommended timing constraints, causing these operations to be highly susceptible to noise and process variation. Second, these techniques have limited compute primitives, preventing them from fully leveraging parallelism across DRAM columns and thus hindering their performance benefits. We propose PULSAR, a new technique to enable high-success-rate and high-performance PuM operations in off-the-shelf DRAM chips. PULSAR leverages our new observation that a carefully crafted sequence of DRAM commands simultaneously activates up to 32 DRAM rows. PULSAR overcomes the limitations of existing techniques by 1) replicating the input data to improve the success rate and 2) enabling new bulk bitwise operations (e.g., many-input majority, Multi-RowInit, and Bulk-Write) to improve the performance. Our analysis on 120 off-the-shelf DDR4 chips from two major manufacturers shows that PULSAR achieves a 24.18% higher success rate and 121% higher performance over seven arithmetic-logic operations compared to FracDRAM, a state-of-the-art off-the-shelf DRAM-based PuM technique.</abstract><cop>Ithaca</cop><pub>Cornell University Library, arXiv.org</pub><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | EISSN: 2331-8422 |
ispartof | arXiv.org, 2024-03 |
issn | 2331-8422 |
language | eng |
recordid | cdi_proquest_journals_2898769983 |
source | Publicly Available Content (ProQuest) |
subjects | Barriers Columns (structural) Dynamic random access memory Microprocessors Parallel processing Performance enhancement Pulsars Success |
title | PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T23%3A04%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=document&rft.atitle=PULSAR:%20Simultaneous%20Many-Row%20Activation%20for%20Reliable%20and%20High-Performance%20Computing%20in%20Off-the-Shelf%20DRAM%20Chips&rft.jtitle=arXiv.org&rft.au=Ismail%20Emir%20Yuksel&rft.date=2024-03-18&rft.eissn=2331-8422&rft_id=info:doi/&rft_dat=%3Cproquest%3E2898769983%3C/proquest%3E%3Cgrp_id%3Ecdi_FETCH-proquest_journals_28987699833%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2898769983&rft_id=info:pmid/&rfr_iscdi=true |