Loading…

Modeling and analysis of gate-induced drain leakage current in negative capacitance junctionless FinFET

The gate-induced drain leakage (GIDL) current is one of the important short channel effects. It is very significant to study the GIDL current ( I GIDL ) in negative capacitance-based FETs as the additional ferroelectric layer affects the electric field as well as band-to-band tunneling. This article...

Full description

Saved in:
Bibliographic Details
Published in:Journal of computational electronics 2022-12, Vol.21 (6), p.1229-1238
Main Authors: Kaushal, Shelja, Rana, Ashwani K.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The gate-induced drain leakage (GIDL) current is one of the important short channel effects. It is very significant to study the GIDL current ( I GIDL ) in negative capacitance-based FETs as the additional ferroelectric layer affects the electric field as well as band-to-band tunneling. This article proposed an analytical model for GIDL current in negative capacitance junctionless FinFET (NC-JL FinFET). This model is based on tunneling mechanism and the impact of the negative capacitance is taken into consideration through LK equation. Further, the influence of various physical parameters like ferroelectric thickness, fin thickness, fin height, etc. on I GIDL of NC-JL FinFET has been also examined. It is determined that the thinner ferroelectric layer as well as fin will provide better I GIDL . It has been found that this model is computationally efficient and easy to realize, and the clearly verified results emphasize its accuracy.
ISSN:1569-8025
1572-8137
DOI:10.1007/s10825-022-01930-9