Design and implementation of an efficient hardware integer motion estimator for an HEVC video encoder

High-Efficiency Video Coding (HEVC) was developed to improve its predecessor standard, H264/AVC, by doubling its compression efficiency. As in previous standards, Motion Estimation (ME) is one of the encoder critical blocks to achieve significant compression gains. However, it demands an overwhelmin...

Full description

Saved in:
Bibliographic Details
Published in:Journal of real-time image processing 2019-04, Vol.16 (2), p.547-557
Main Authors: Alcocer, Estefania, Gutierrez, Roberto, Lopez-Granado, Otoniel, Malumbres, Manuel P.
Format: Article
Language:English
Subjects:
Algorithms
Coders
Coding
Coding standards
Computer Graphics
Computer Science
Design
Efficiency
Field programmable gate arrays
Frame design
Hardware description languages
Image Processing and Computer Vision
Motion simulation
Multimedia Information Systems
Original Research Paper
Pattern Recognition
Redundancy
Signal,Image and Speech Processing
VHSIC (circuits)
Video compression
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:High-Efficiency Video Coding (HEVC) was developed to improve its predecessor standard, H264/AVC, by doubling its compression efficiency. As in previous standards, Motion Estimation (ME) is one of the encoder critical blocks to achieve significant compression gains. However, it demands an overwhelming complexity cost to accurately remove video temporal redundancy, especially when encoding very high-resolution video sequences. To reduce the overall video encoding time, we propose the implementation of the HEVC ME block in hardware. The proposed architecture is based on (a) a new memory scan order, and (b) a new adder tree structure, which supports asymmetric partitioning modes in a fast and efficient way. The proposed system has been designed in VHDL (VHSIC Hardware Description Language), synthesized and implemented by means of the Xilinx FPGA, Virtex-7 XC7VX550T-3FFG1158. Our design achieves encoding frame rates up to 116 and 30 fps at 2 and 4K video formats, respectively.
ISSN:1861-8200
1861-8219
DOI:10.1007/s11554-016-0572-4