FPGA implementation of the JPEG XR for onboard earth-observation applications

As a more recent option for low-complexity compression, the transform-based JPEG XR standard accepts an extended range of input formats and provides good low-loss compression. Based on the performance in software of the JPEG XR compression to process remote-sensing images and foreseeing applications...

Full description

Saved in:
Bibliographic Details
Published in:Journal of real-time image processing 2021-12, Vol.18 (6), p.2037-2048
Main Authors: Lopes Filho, Antonio, d’Amore, Roberto
Format: Article
Language:English
Subjects:
Algorithms
Computer Graphics
Computer Science
Field programmable gate arrays
Hardware
Image compression
Image Processing and Computer Vision
Multimedia Information Systems
Original Research Paper
Pattern Recognition
Power consumption
Remote observing
Remote sensing
Satellite observation
Satellites
Signal,Image and Speech Processing
Software
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:As a more recent option for low-complexity compression, the transform-based JPEG XR standard accepts an extended range of input formats and provides good low-loss compression. Based on the performance in software of the JPEG XR compression to process remote-sensing images and foreseeing applications onboard small earth-observation satellites, the JPEG XR algorithm was implemented and evaluated in FPGA. The VHDL code was developed and evaluated in two parts, the transform/quantization/prediction and the DC/LP/HP encoding, which were then merged into the complete JPEG XR description. The results of the real-time evaluation were compared to the predictive-differential JPEG LS compression, in a similar hardware test setup, and also to other JPEG XR hardware implementations, and showed up a good trade-off between a throughput of 16 Mpix/s and a power consumption of about 180 mW, at a 50 MHz clock frequency. Better results were estimated for a more recent FPGA version at a higher frequency.
ISSN:1861-8200
1861-8219
DOI:10.1007/s11554-021-01078-y