Analysis of Degradation Mechanism in Poly-Si TFTs under Dynamic Gate Voltage Stress with Short Pulse Width Duration

Degradation behaviors of polycrystalline silicon thin-film transistors under dynamic gate voltage stress with short pulse width duration are systematically investigated for the first time. Both the peak voltage duration and the base voltage duration have an impact on the hot carrier degradation of t...

Full description

Saved in:
Bibliographic Details
Published in:IEEE electron device letters 2024-02, Vol.45 (2), p.1-1
Main Authors: Zhang, Meng, Jiang, Zhendong, Lu, Lei, Wong, Man, Kwok, Hoi-Sing
Format: Article
Language:English
Subjects:
Degradation
Electric potential
emission time
Junctions
Logic gates
Nonequilibrium junction degradation model
polycrystalline silicon
Polysilicon
Pulse duration
recapture time
Reliability
Semiconductor devices
Short pulses
Silicon films
Stress
Thin film transistors
Voltage
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites cdi_FETCH-LOGICAL-c245t-aa381df457ee2f6304236aaaa4a27966976ff42b0568be6c6db8cd9940b630553
container_end_page 1
container_issue 2
container_start_page 1
container_title IEEE electron device letters
container_volume 45
creator Zhang, Meng
Jiang, Zhendong
Lu, Lei
Wong, Man
Kwok, Hoi-Sing
description Degradation behaviors of polycrystalline silicon thin-film transistors under dynamic gate voltage stress with short pulse width duration are systematically investigated for the first time. Both the peak voltage duration and the base voltage duration have an impact on the hot carrier degradation of the device. Incorporated with simulations, an advanced model for nonequilibrium junction degradation is proposed.
doi_str_mv 10.1109/LED.2023.3345282
format article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_proquest_journals_2920300911</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10366251</ieee_id><sourcerecordid>2920300911</sourcerecordid><originalsourceid>FETCH-LOGICAL-c245t-aa381df457ee2f6304236aaaa4a27966976ff42b0568be6c6db8cd9940b630553</originalsourceid><addsrcrecordid>eNpNkM9LwzAcxYMoOKd3Dx4Cnjvzu-1xbG4KEwebegxpm24ZXTOTFOl_b-Z28Hv5wuPzHrwHwD1GI4xR_rR4no4IInREKeMkIxdggDnPEsQFvQQDlDKcUIzENbjxfocQZixlA-DHrWp6bzy0NZzqjVOVCsa28E2XW9Uav4emhUvb9MnKwPVs7WHXVtrBad-qvSnhXAUNP20T1EbDVXDae_hjwhauttYFuOwar-GXqaIy7dxf9i24qlWU785_CD5mz-vJS7J4n79OxoukJIyHRCma4apmPNWa1IIiRqhQ8ZgiaS5Enoq6ZqSIDbNCi1JURVZWec5QEWHO6RA8nnIPzn532ge5s52Lfb0kOUEUoRzjSKETVTrrvdO1PDizV66XGMnjtDJOK4_TyvO00fJwshit9T-cCkE4pr9AmnSC</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2920300911</pqid></control><display><type>article</type><title>Analysis of Degradation Mechanism in Poly-Si TFTs under Dynamic Gate Voltage Stress with Short Pulse Width Duration</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Zhang, Meng ; Jiang, Zhendong ; Lu, Lei ; Wong, Man ; Kwok, Hoi-Sing</creator><creatorcontrib>Zhang, Meng ; Jiang, Zhendong ; Lu, Lei ; Wong, Man ; Kwok, Hoi-Sing</creatorcontrib><description>Degradation behaviors of polycrystalline silicon thin-film transistors under dynamic gate voltage stress with short pulse width duration are systematically investigated for the first time. Both the peak voltage duration and the base voltage duration have an impact on the hot carrier degradation of the device. Incorporated with simulations, an advanced model for nonequilibrium junction degradation is proposed.</description><identifier>ISSN: 0741-3106</identifier><identifier>EISSN: 1558-0563</identifier><identifier>DOI: 10.1109/LED.2023.3345282</identifier><identifier>CODEN: EDLEDZ</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Degradation ; Electric potential ; emission time ; Junctions ; Logic gates ; Nonequilibrium junction degradation model ; polycrystalline silicon ; Polysilicon ; Pulse duration ; recapture time ; Reliability ; Semiconductor devices ; Short pulses ; Silicon films ; Stress ; Thin film transistors ; Voltage</subject><ispartof>IEEE electron device letters, 2024-02, Vol.45 (2), p.1-1</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c245t-aa381df457ee2f6304236aaaa4a27966976ff42b0568be6c6db8cd9940b630553</cites><orcidid>0000-0002-9302-4057 ; 0000-0001-5275-2181 ; 0000-0002-2837-6646</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10366251$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Zhang, Meng</creatorcontrib><creatorcontrib>Jiang, Zhendong</creatorcontrib><creatorcontrib>Lu, Lei</creatorcontrib><creatorcontrib>Wong, Man</creatorcontrib><creatorcontrib>Kwok, Hoi-Sing</creatorcontrib><title>Analysis of Degradation Mechanism in Poly-Si TFTs under Dynamic Gate Voltage Stress with Short Pulse Width Duration</title><title>IEEE electron device letters</title><addtitle>LED</addtitle><description>Degradation behaviors of polycrystalline silicon thin-film transistors under dynamic gate voltage stress with short pulse width duration are systematically investigated for the first time. Both the peak voltage duration and the base voltage duration have an impact on the hot carrier degradation of the device. Incorporated with simulations, an advanced model for nonequilibrium junction degradation is proposed.</description><subject>Degradation</subject><subject>Electric potential</subject><subject>emission time</subject><subject>Junctions</subject><subject>Logic gates</subject><subject>Nonequilibrium junction degradation model</subject><subject>polycrystalline silicon</subject><subject>Polysilicon</subject><subject>Pulse duration</subject><subject>recapture time</subject><subject>Reliability</subject><subject>Semiconductor devices</subject><subject>Short pulses</subject><subject>Silicon films</subject><subject>Stress</subject><subject>Thin film transistors</subject><subject>Voltage</subject><issn>0741-3106</issn><issn>1558-0563</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><recordid>eNpNkM9LwzAcxYMoOKd3Dx4Cnjvzu-1xbG4KEwebegxpm24ZXTOTFOl_b-Z28Hv5wuPzHrwHwD1GI4xR_rR4no4IInREKeMkIxdggDnPEsQFvQQDlDKcUIzENbjxfocQZixlA-DHrWp6bzy0NZzqjVOVCsa28E2XW9Uav4emhUvb9MnKwPVs7WHXVtrBad-qvSnhXAUNP20T1EbDVXDae_hjwhauttYFuOwar-GXqaIy7dxf9i24qlWU785_CD5mz-vJS7J4n79OxoukJIyHRCma4apmPNWa1IIiRqhQ8ZgiaS5Enoq6ZqSIDbNCi1JURVZWec5QEWHO6RA8nnIPzn532ge5s52Lfb0kOUEUoRzjSKETVTrrvdO1PDizV66XGMnjtDJOK4_TyvO00fJwshit9T-cCkE4pr9AmnSC</recordid><startdate>20240201</startdate><enddate>20240201</enddate><creator>Zhang, Meng</creator><creator>Jiang, Zhendong</creator><creator>Lu, Lei</creator><creator>Wong, Man</creator><creator>Kwok, Hoi-Sing</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-9302-4057</orcidid><orcidid>https://orcid.org/0000-0001-5275-2181</orcidid><orcidid>https://orcid.org/0000-0002-2837-6646</orcidid></search><sort><creationdate>20240201</creationdate><title>Analysis of Degradation Mechanism in Poly-Si TFTs under Dynamic Gate Voltage Stress with Short Pulse Width Duration</title><author>Zhang, Meng ; Jiang, Zhendong ; Lu, Lei ; Wong, Man ; Kwok, Hoi-Sing</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c245t-aa381df457ee2f6304236aaaa4a27966976ff42b0568be6c6db8cd9940b630553</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Degradation</topic><topic>Electric potential</topic><topic>emission time</topic><topic>Junctions</topic><topic>Logic gates</topic><topic>Nonequilibrium junction degradation model</topic><topic>polycrystalline silicon</topic><topic>Polysilicon</topic><topic>Pulse duration</topic><topic>recapture time</topic><topic>Reliability</topic><topic>Semiconductor devices</topic><topic>Short pulses</topic><topic>Silicon films</topic><topic>Stress</topic><topic>Thin film transistors</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Zhang, Meng</creatorcontrib><creatorcontrib>Jiang, Zhendong</creatorcontrib><creatorcontrib>Lu, Lei</creatorcontrib><creatorcontrib>Wong, Man</creatorcontrib><creatorcontrib>Kwok, Hoi-Sing</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEL</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE electron device letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Zhang, Meng</au><au>Jiang, Zhendong</au><au>Lu, Lei</au><au>Wong, Man</au><au>Kwok, Hoi-Sing</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Analysis of Degradation Mechanism in Poly-Si TFTs under Dynamic Gate Voltage Stress with Short Pulse Width Duration</atitle><jtitle>IEEE electron device letters</jtitle><stitle>LED</stitle><date>2024-02-01</date><risdate>2024</risdate><volume>45</volume><issue>2</issue><spage>1</spage><epage>1</epage><pages>1-1</pages><issn>0741-3106</issn><eissn>1558-0563</eissn><coden>EDLEDZ</coden><abstract>Degradation behaviors of polycrystalline silicon thin-film transistors under dynamic gate voltage stress with short pulse width duration are systematically investigated for the first time. Both the peak voltage duration and the base voltage duration have an impact on the hot carrier degradation of the device. Incorporated with simulations, an advanced model for nonequilibrium junction degradation is proposed.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/LED.2023.3345282</doi><tpages>1</tpages><orcidid>https://orcid.org/0000-0002-9302-4057</orcidid><orcidid>https://orcid.org/0000-0001-5275-2181</orcidid><orcidid>https://orcid.org/0000-0002-2837-6646</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0741-3106
ispartof IEEE electron device letters, 2024-02, Vol.45 (2), p.1-1
issn 0741-3106
1558-0563
language eng
recordid cdi_proquest_journals_2920300911
source IEEE Electronic Library (IEL) Journals
subjects Degradation
Electric potential
emission time
Junctions
Logic gates
Nonequilibrium junction degradation model
polycrystalline silicon
Polysilicon
Pulse duration
recapture time
Reliability
Semiconductor devices
Short pulses
Silicon films
Stress
Thin film transistors
Voltage
title Analysis of Degradation Mechanism in Poly-Si TFTs under Dynamic Gate Voltage Stress with Short Pulse Width Duration
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T04%3A38%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Analysis%20of%20Degradation%20Mechanism%20in%20Poly-Si%20TFTs%20under%20Dynamic%20Gate%20Voltage%20Stress%20with%20Short%20Pulse%20Width%20Duration&rft.jtitle=IEEE%20electron%20device%20letters&rft.au=Zhang,%20Meng&rft.date=2024-02-01&rft.volume=45&rft.issue=2&rft.spage=1&rft.epage=1&rft.pages=1-1&rft.issn=0741-3106&rft.eissn=1558-0563&rft.coden=EDLEDZ&rft_id=info:doi/10.1109/LED.2023.3345282&rft_dat=%3Cproquest_ieee_%3E2920300911%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c245t-aa381df457ee2f6304236aaaa4a27966976ff42b0568be6c6db8cd9940b630553%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2920300911&rft_id=info:pmid/&rft_ieee_id=10366251&rfr_iscdi=true