Energy efficient full adder using mirror circuits

In this paper, the simulation of various XOR-XNOR gates are implemented and novel 1-bit Full Adder (FA) using mirror circuits and the transistor sizing method, which uses a numerical computational PSO algorithm to reduce the size of the transistors, are simulated. These two techniques allow for grea...

Full description

Saved in:
Bibliographic Details
Main Authors: Rallapalli, Phani Vidyadhar, Kommana, Deepak, Goundla, Sai Kethan, Bellamkonda, Mahalakshmi
Format: Conference Proceeding
Language:English
Subjects:
Adding circuits
Algorithms
Delay
Power consumption
Simulation
Threshold voltage
Transistors
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, the simulation of various XOR-XNOR gates are implemented and novel 1-bit Full Adder (FA) using mirror circuits and the transistor sizing method, which uses a numerical computational PSO algorithm to reduce the size of the transistors, are simulated. These two techniques allow for greater optimization in terms of power consumption and delay. These circuits will be simulated using the Cadence Virtuoso tool and a 180nm technology model. In this comparison, the effects of various factors, such as supply voltages, threshold voltages, and output capacitances, result in a reduction of the Power Delay Product (PDP) and Energy Delay Product (EDP) by up to 23.4 % and 43.5 %, respectively.
ISSN:0094-243X
1551-7616
DOI:10.1063/5.0197560