Loading…

Radiation-Immune Spintronic Binary Synapse and Neuron for Process-in-Memory Architecture

This letter proposes a single event upset (SEU)-hardened task-scheduling logic-in-memory xnor/xor neuron and synapse circuit. Using a C-element and a magnetic tunnel junction enhances immunity against SEU injection. Also, using logic-in-memory architecture eliminates the need to access external memo...

Full description

Saved in:
Bibliographic Details
Published in:IEEE magnetics letters 2024, Vol.15, p.1-5
Main Authors: Nasab, Milad Tanavardi, Amirany, Abdolah, Moaiyeri, Mohammad Hossein, Jafari, Kian
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This letter proposes a single event upset (SEU)-hardened task-scheduling logic-in-memory xnor/xor neuron and synapse circuit. Using a C-element and a magnetic tunnel junction enhances immunity against SEU injection. Also, using logic-in-memory architecture eliminates the need to access external memory and decreases power and delay. Furthermore, using a carbon nanotube field-effect transistor leads to lower leakage and static current caused by higher gate control in these transistors. Compared to the state-of-the-art counterparts, the developed design offers at least 31%, 17%, and 3% improvement in power, power delay product, and power delay area product, respectively.
ISSN:1949-307X
1949-3088
DOI:10.1109/LMAG.2024.3356815