An Energy Efficient and Temperature Stable Digital FLL-Based Wakeup Timer With Time-Domain Temperature Compensation

This brief presents an on-chip digital intensive frequency-locked loop (DFLL)-based wakeup timer with a time-domain temperature compensation featuring a embedded temperature sensor. The proposed compensation exploits the deterministic temperature characteristics of two complementary resistors to sta...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2024-07, Vol.71 (7), p.3298-3302
Main Authors: Song, Minyoung, Ding, Ming, Liu, Yao-Hong
Format: Article
Language:English
Subjects:
Frequency locking
Frequency modulation
frequency-locked loop (FLL)
Internet of Things (IoT)
low-power
oscillator
real-time clock (RTC)
Resistors
Temperature compensation
Temperature distribution
Temperature measurement
temperature sensing
Temperature sensors
Time domain analysis
Time-frequency analysis
Trimming
wake-up timer
Wakeup timer
Windows (intervals)
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This brief presents an on-chip digital intensive frequency-locked loop (DFLL)-based wakeup timer with a time-domain temperature compensation featuring a embedded temperature sensor. The proposed compensation exploits the deterministic temperature characteristics of two complementary resistors to stabilize the timer's operating frequency across the temperature by modulating the activation time window of the two resistors. As a result, it achieves a fine trimming step (± 1 ppm), allowing a small frequency error after trimming (
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2024.3365211