N-Parallel Paths-Based D-Latch for High-Speed Applications

In this paper, a parallel discharge path-based D-latch architecture is proposed to enhance its speed performance compared to the conventional D-latch. The improvement is achieved by incorporating parallel paths at the output node. This increases the effective current at the output node, enabling fas...

Full description

Saved in:
Bibliographic Details
Published in:IEEE access 2024, Vol.12, p.162930-162938
Main Authors: Rakhi, R., Siddharth, R. K., Shreeharsha, K. G., Vasantha, M. H., Nithin Kumar, Y. B.
Format: Article
Language:English
Subjects:
Clocks
D-latch
Delays
Discharge
Discharges (electric)
high speed
Inverters
Latches
Logic gates
Multiplexing
static and dynamic power
Topology
Transient analysis
Transistors
Voltage
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, a parallel discharge path-based D-latch architecture is proposed to enhance its speed performance compared to the conventional D-latch. The improvement is achieved by incorporating parallel paths at the output node. This increases the effective current at the output node, enabling faster discharge of the load capacitor. The proposed architecture has been designed and extensively simulated using a 180-nm CMOS technology with a supply voltage of 1.8 V. The results demonstrate a decrease in power-delay-product (PDP) by approximately 50.7% compared to the conventional topology. Further, the proposed technique can be extended to any latches.
ISSN:2169-3536
2169-3536
DOI:10.1109/ACCESS.2024.3491577