Loading…

Hardware Synthesis of Explicit Model Predictive Controllers

The general solution to constrained linear and piecewise linear model predictive control (MPC) has recently been explicitly characterized in terms of piecewise-linear (PWL) state feedback control. This means that a PWL controller can be precomputed using parametric programming, and the exact explici...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on control systems technology 2007-01, Vol.15 (1), p.191-197
Main Authors: Johansen, T.A., Jackson, W., Schreiber, R., Tondel, P.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The general solution to constrained linear and piecewise linear model predictive control (MPC) has recently been explicitly characterized in terms of piecewise-linear (PWL) state feedback control. This means that a PWL controller can be precomputed using parametric programming, and the exact explicit MPC implementation amounts to the evaluation of a PWL function in the control unit. It has recently been shown that PWL function evaluation can be accelerated by searching a binary tree data structure, leading to highly efficient, accurate, and verifiable software implementation in low-cost embedded control units. In this work, we report hardware synthesis results for this type of PWL control, and show that explicit MPC solutions can be implemented in an application specific integrated circuit (ASIC) with about 20 000 gates, leading to computation times in the microsecond scale. This opens the way for the use of highly advanced control designs such as constrained MPC in small-scale industrial and consumer electronics application areas that are characterized by fast sampling or low cost, including mechatronics, microelectromechanical systems (MEMS), automotive control, power electronics, and acoustics. The main limitation of the approach is that the memory requirements increase rapidly with the problem dimensions
ISSN:1063-6536
1558-0865
DOI:10.1109/TCST.2006.883206