Simulating Resistive-Bridging and Stuck-At Faults

The authors present a simulator for resistive-bridging and stuck-at faults. In contrast to earlier work, it is based on electrical equations rather than table look up, thus, exposing more flexibility. For the first time, simulation of sequential circuits is dealt with; interaction of fault effects i...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computer-aided design of integrated circuits and systems 2006-10, Vol.25 (10), p.2181-2192
Main Authors: Piet Engelke, Polian, I., Renovell, M., Becker, B.
Format: Article
Language:English
Subjects:
Automatic test pattern generation
Bridge circuits
Bridging fault simulation
Circuit faults
Circuit simulation
Circuit testing
Circuits
Computer simulation
Design engineering
Equations
Faults
Flexibility
Frames
Mathematical analysis
Microelectronics
probabilistic fault coverage
Redundancy
resistive stuck-at faults
resistive-bridging faults
Sequential circuits
Shape
Tables (data)
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The authors present a simulator for resistive-bridging and stuck-at faults. In contrast to earlier work, it is based on electrical equations rather than table look up, thus, exposing more flexibility. For the first time, simulation of sequential circuits is dealt with; interaction of fault effects in current time frame and earlier time frames is elaborated on for different bridge resistances. Experimental results are given for resistive-bridging and stuck-at faults in combinational and sequential circuits. Different definitions of fault coverage are listed, and quantitative results with respect to all these definitions are given for the first time
ISSN:0278-0070
1937-4151
DOI:10.1109/TCAD.2006.871626