Fully integrated CMOS fractional-N frequency divider for wide-band mobile applications with spurs reduction

A spurs reduction fractional-N frequency divider with a frequency range which is 3.5 times larger than that of a conventional fractional-N divider is presented in this paper. A 1.2-GHz quadrature voltage-controlled oscillator (VCO) is designed as the input source of the frequency divider. The circui...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 1, Fundamental theory and applications Fundamental theory and applications, 2005-06, Vol.52 (6), p.1042-1048
Main Authors: Boon, C.C., Do, M.A., Yeo, K.S., Ma, J.G.
Format: Article
Language:English
Subjects:
Charge pumps
Circuits
CMOS oscillator
CMOS technology
fractional
Frequency conversion
Frequency synthesizers
Multiaccess communication
Personal communication networks
Phase locked loops
quadrature oscillator
Voltage-controlled oscillators
Wideband
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A spurs reduction fractional-N frequency divider with a frequency range which is 3.5 times larger than that of a conventional fractional-N divider is presented in this paper. A 1.2-GHz quadrature voltage-controlled oscillator (VCO) is designed as the input source of the frequency divider. The circuit was fabricated using the 0.25-/spl mu/m CMOS technology. The power consumption of the frequency divider and the quadrature VCO are 3 and 6 mW, respectively, at a 2-V supply.
ISSN:1549-8328
1057-7122
1558-0806
DOI:10.1109/TCSI.2005.849124