Loading…

A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller

A 32-KB standard CMOS antifuse one-time programmable (OTP) ROM embedded in a 16-bit microcontroller as its program memory is designed and implemented in 0.18-mum standard CMOS technology. The proposed 32-KB OTP ROM cell array consists of 4.2 mum 2 three-transistor (3T) OTP cells where each cell util...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2006-09, Vol.41 (9), p.2115-2124
Main Authors: Hyouk-Kyu Cha, Ilhyun Yun, Jinbong Kim, Byeong-Cheol So, Kanghyup Chun, Nam, I., Kwyro Lee
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3
cites cdi_FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3
container_end_page 2124
container_issue 9
container_start_page 2115
container_title IEEE journal of solid-state circuits
container_volume 41
creator Hyouk-Kyu Cha
Ilhyun Yun
Jinbong Kim
Byeong-Cheol So
Kanghyup Chun
Nam, I.
Kwyro Lee
description A 32-KB standard CMOS antifuse one-time programmable (OTP) ROM embedded in a 16-bit microcontroller as its program memory is designed and implemented in 0.18-mum standard CMOS technology. The proposed 32-KB OTP ROM cell array consists of 4.2 mum 2 three-transistor (3T) OTP cells where each cell utilizes a thin gate-oxide antifuse, a high-voltage blocking transistor, and an access transistor, which are all compatible with standard CMOS process. In order for high density implementation, the size of the 3T cell has been reduced by 80% in comparison to previous work. The fabricated total chip size, including 32-KB OTP ROM, which can be programmed via external I 2 C master device such as universal I 2 C serial EEPROM programmer, 16-bit microcontroller with 16-KB program SRAM and 8-KB data SRAM, peripheral circuits to interface other system building blocks, and bonding pads, is 9.9 mm 2 . This paper describes the cell, design, and implementation of high-density CMOS OTP ROM, and shows its promising possibilities in embedded applications
doi_str_mv 10.1109/JSSC.2006.880603
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_912093618</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1683903</ieee_id><sourcerecordid>2543708741</sourcerecordid><originalsourceid>FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3</originalsourceid><addsrcrecordid>eNpdkEtrWzEQhUVJoW7afaEbUShZXXf0uHosXZPmaVzqFLopQrqSisJ9JNL1ov8-Mg4EshqG853DzEHoE4ElIaC_Xe926yUFEEulQAB7gxakbVVDJPtzghYARDW66u_Q-1Lu68q5Igv0d4UZbW6-491sR2-zx-vNdodX45zivgS8HUNzl4aAf-bpX7bDYF0f8K_tBp8PLngfPE4jtpiIxqUZb1KXp24a5zz1fcgf0Nto-xI-Ps9T9PvH-d36srndXlytV7dNx1o6N5RL0C4G6zrlufSibYFzLonjyrqoPESpIveWCUaJbWWgjnRURanBgbDsFJ0dcx_y9LgPZTZDKl3oezuGaV-M0oJoKklbyS-vyPtpn8d6nNGEgmaCqArBEarPlJJDNA85DTb_NwTMoW1zaNsc2jbHtqvl63OuLZ3tY7Zjl8qLT4FsFYPKfT5yKYTwIgvFdE15AhKlhNI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912093618</pqid></control><display><type>article</type><title>A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Hyouk-Kyu Cha ; Ilhyun Yun ; Jinbong Kim ; Byeong-Cheol So ; Kanghyup Chun ; Nam, I. ; Kwyro Lee</creator><creatorcontrib>Hyouk-Kyu Cha ; Ilhyun Yun ; Jinbong Kim ; Byeong-Cheol So ; Kanghyup Chun ; Nam, I. ; Kwyro Lee</creatorcontrib><description>A 32-KB standard CMOS antifuse one-time programmable (OTP) ROM embedded in a 16-bit microcontroller as its program memory is designed and implemented in 0.18-mum standard CMOS technology. The proposed 32-KB OTP ROM cell array consists of 4.2 mum 2 three-transistor (3T) OTP cells where each cell utilizes a thin gate-oxide antifuse, a high-voltage blocking transistor, and an access transistor, which are all compatible with standard CMOS process. In order for high density implementation, the size of the 3T cell has been reduced by 80% in comparison to previous work. The fabricated total chip size, including 32-KB OTP ROM, which can be programmed via external I 2 C master device such as universal I 2 C serial EEPROM programmer, 16-bit microcontroller with 16-KB program SRAM and 8-KB data SRAM, peripheral circuits to interface other system building blocks, and bonding pads, is 9.9 mm 2 . This paper describes the cell, design, and implementation of high-density CMOS OTP ROM, and shows its promising possibilities in embedded applications</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/JSSC.2006.880603</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Antifuses ; Applied sciences ; Circuits ; CMOS ; CMOS antifuse ; CMOS OTP ; CMOS process ; CMOS technology ; Design. Technologies. Operation analysis. Testing ; Electric breakdown ; Electronics ; embedded PROM ; EPROM ; Exact sciences and technology ; gate-oxide breakdown ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; microcontroller ; Microcontrollers ; Nonvolatile memory ; OTP ROM ; PROM ; Random access memory ; Read only memory ; Semiconductor devices ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Semiconductors ; Static random access memory ; Transistors</subject><ispartof>IEEE journal of solid-state circuits, 2006-09, Vol.41 (9), p.2115-2124</ispartof><rights>2006 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2006</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3</citedby><cites>FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1683903$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27915,27916,54787</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=18075830$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Hyouk-Kyu Cha</creatorcontrib><creatorcontrib>Ilhyun Yun</creatorcontrib><creatorcontrib>Jinbong Kim</creatorcontrib><creatorcontrib>Byeong-Cheol So</creatorcontrib><creatorcontrib>Kanghyup Chun</creatorcontrib><creatorcontrib>Nam, I.</creatorcontrib><creatorcontrib>Kwyro Lee</creatorcontrib><title>A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>A 32-KB standard CMOS antifuse one-time programmable (OTP) ROM embedded in a 16-bit microcontroller as its program memory is designed and implemented in 0.18-mum standard CMOS technology. The proposed 32-KB OTP ROM cell array consists of 4.2 mum 2 three-transistor (3T) OTP cells where each cell utilizes a thin gate-oxide antifuse, a high-voltage blocking transistor, and an access transistor, which are all compatible with standard CMOS process. In order for high density implementation, the size of the 3T cell has been reduced by 80% in comparison to previous work. The fabricated total chip size, including 32-KB OTP ROM, which can be programmed via external I 2 C master device such as universal I 2 C serial EEPROM programmer, 16-bit microcontroller with 16-KB program SRAM and 8-KB data SRAM, peripheral circuits to interface other system building blocks, and bonding pads, is 9.9 mm 2 . This paper describes the cell, design, and implementation of high-density CMOS OTP ROM, and shows its promising possibilities in embedded applications</description><subject>Antifuses</subject><subject>Applied sciences</subject><subject>Circuits</subject><subject>CMOS</subject><subject>CMOS antifuse</subject><subject>CMOS OTP</subject><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electric breakdown</subject><subject>Electronics</subject><subject>embedded PROM</subject><subject>EPROM</subject><subject>Exact sciences and technology</subject><subject>gate-oxide breakdown</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>microcontroller</subject><subject>Microcontrollers</subject><subject>Nonvolatile memory</subject><subject>OTP ROM</subject><subject>PROM</subject><subject>Random access memory</subject><subject>Read only memory</subject><subject>Semiconductor devices</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Semiconductors</subject><subject>Static random access memory</subject><subject>Transistors</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2006</creationdate><recordtype>article</recordtype><recordid>eNpdkEtrWzEQhUVJoW7afaEbUShZXXf0uHosXZPmaVzqFLopQrqSisJ9JNL1ov8-Mg4EshqG853DzEHoE4ElIaC_Xe926yUFEEulQAB7gxakbVVDJPtzghYARDW66u_Q-1Lu68q5Igv0d4UZbW6-491sR2-zx-vNdodX45zivgS8HUNzl4aAf-bpX7bDYF0f8K_tBp8PLngfPE4jtpiIxqUZb1KXp24a5zz1fcgf0Nto-xI-Ps9T9PvH-d36srndXlytV7dNx1o6N5RL0C4G6zrlufSibYFzLonjyrqoPESpIveWCUaJbWWgjnRURanBgbDsFJ0dcx_y9LgPZTZDKl3oezuGaV-M0oJoKklbyS-vyPtpn8d6nNGEgmaCqArBEarPlJJDNA85DTb_NwTMoW1zaNsc2jbHtqvl63OuLZ3tY7Zjl8qLT4FsFYPKfT5yKYTwIgvFdE15AhKlhNI</recordid><startdate>20060901</startdate><enddate>20060901</enddate><creator>Hyouk-Kyu Cha</creator><creator>Ilhyun Yun</creator><creator>Jinbong Kim</creator><creator>Byeong-Cheol So</creator><creator>Kanghyup Chun</creator><creator>Nam, I.</creator><creator>Kwyro Lee</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20060901</creationdate><title>A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller</title><author>Hyouk-Kyu Cha ; Ilhyun Yun ; Jinbong Kim ; Byeong-Cheol So ; Kanghyup Chun ; Nam, I. ; Kwyro Lee</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Antifuses</topic><topic>Applied sciences</topic><topic>Circuits</topic><topic>CMOS</topic><topic>CMOS antifuse</topic><topic>CMOS OTP</topic><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electric breakdown</topic><topic>Electronics</topic><topic>embedded PROM</topic><topic>EPROM</topic><topic>Exact sciences and technology</topic><topic>gate-oxide breakdown</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>microcontroller</topic><topic>Microcontrollers</topic><topic>Nonvolatile memory</topic><topic>OTP ROM</topic><topic>PROM</topic><topic>Random access memory</topic><topic>Read only memory</topic><topic>Semiconductor devices</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Semiconductors</topic><topic>Static random access memory</topic><topic>Transistors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Hyouk-Kyu Cha</creatorcontrib><creatorcontrib>Ilhyun Yun</creatorcontrib><creatorcontrib>Jinbong Kim</creatorcontrib><creatorcontrib>Byeong-Cheol So</creatorcontrib><creatorcontrib>Kanghyup Chun</creatorcontrib><creatorcontrib>Nam, I.</creatorcontrib><creatorcontrib>Kwyro Lee</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Xplore</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Hyouk-Kyu Cha</au><au>Ilhyun Yun</au><au>Jinbong Kim</au><au>Byeong-Cheol So</au><au>Kanghyup Chun</au><au>Nam, I.</au><au>Kwyro Lee</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>2006-09-01</date><risdate>2006</risdate><volume>41</volume><issue>9</issue><spage>2115</spage><epage>2124</epage><pages>2115-2124</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>A 32-KB standard CMOS antifuse one-time programmable (OTP) ROM embedded in a 16-bit microcontroller as its program memory is designed and implemented in 0.18-mum standard CMOS technology. The proposed 32-KB OTP ROM cell array consists of 4.2 mum 2 three-transistor (3T) OTP cells where each cell utilizes a thin gate-oxide antifuse, a high-voltage blocking transistor, and an access transistor, which are all compatible with standard CMOS process. In order for high density implementation, the size of the 3T cell has been reduced by 80% in comparison to previous work. The fabricated total chip size, including 32-KB OTP ROM, which can be programmed via external I 2 C master device such as universal I 2 C serial EEPROM programmer, 16-bit microcontroller with 16-KB program SRAM and 8-KB data SRAM, peripheral circuits to interface other system building blocks, and bonding pads, is 9.9 mm 2 . This paper describes the cell, design, and implementation of high-density CMOS OTP ROM, and shows its promising possibilities in embedded applications</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/JSSC.2006.880603</doi><tpages>10</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9200
ispartof IEEE journal of solid-state circuits, 2006-09, Vol.41 (9), p.2115-2124
issn 0018-9200
1558-173X
language eng
recordid cdi_proquest_journals_912093618
source IEEE Electronic Library (IEL) Journals
subjects Antifuses
Applied sciences
Circuits
CMOS
CMOS antifuse
CMOS OTP
CMOS process
CMOS technology
Design. Technologies. Operation analysis. Testing
Electric breakdown
Electronics
embedded PROM
EPROM
Exact sciences and technology
gate-oxide breakdown
Integrated circuits
Integrated circuits by function (including memories and processors)
microcontroller
Microcontrollers
Nonvolatile memory
OTP ROM
PROM
Random access memory
Read only memory
Semiconductor devices
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Semiconductors
Static random access memory
Transistors
title A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T01%3A41%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%2032-KB%20Standard%20CMOS%20Antifuse%20One-Time%20Programmable%20ROM%20Embedded%20in%20a%2016-bit%20Microcontroller&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Hyouk-Kyu%20Cha&rft.date=2006-09-01&rft.volume=41&rft.issue=9&rft.spage=2115&rft.epage=2124&rft.pages=2115-2124&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/JSSC.2006.880603&rft_dat=%3Cproquest_cross%3E2543708741%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c352t-24709bfeabc8d47d655044471b48abf8d0f78f4da36321a57e2b1c28f790b06a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=912093618&rft_id=info:pmid/&rft_ieee_id=1683903&rfr_iscdi=true