A Flexible Hardware JPEG 2000 Decoder for Digital Cinema

The image compression standard JPEG 2000 proposes a large set of features that is useful for today's multimedia applications. Unfortunately, it is much more complex than older standards. Real-time applications, such as digital cinema, require a specific, secure, and scalable hardware implementa...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems for video technology 2006-11, Vol.16 (11), p.1397-1410
Main Authors: Descampe, A., Devaux, F.-O., Rouvroy, G., Legat, J.-D., Quisquater, J.-J., Macq, B.
Format: Article
Language:English
Subjects:
Applied sciences
Arithmetic codes
Cinemas
Circuit properties
Coding, codes
Decoding
Digital
Digital circuits
Discrete wavelet transforms
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Entropy coding
Exact sciences and technology
Field programmable gate arrays
field-programmable gate arrays (FPGAs)
Hardware
Image coding
Image compression
Image processing
Information, signal and communications theory
JPEG encoders-decoders
Laboratories
Motion pictures
Multimedia
Signal and communications theory
Signal convertors
Signal processing
Signal resolution
Specifications
Telecommunications and information theory
Transform coding
wavelet transforms
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The image compression standard JPEG 2000 proposes a large set of features that is useful for today's multimedia applications. Unfortunately, it is much more complex than older standards. Real-time applications, such as digital cinema, require a specific, secure, and scalable hardware implementation. In this paper, a decoding scheme is proposed with two main characteristics. First, the complete scheme takes place in a field-programmable gate array without accessing any external memory, allowing integration in a secured system. Second, a customizable level of parallelization allows to satisfy a broad range of constraints, depending on the signal resolution. The resulting architecture is therefore ready to meet upcoming digital cinema specifications
ISSN:1051-8215
1558-2205
DOI:10.1109/TCSVT.2006.884573