Loading…
Improved High Temperature Retention for Charge-Trapping Memory by Using Double Quantum Barriers
We have fabricated the [TaN-Ir 3 Si]-HfAlO-LaAlO 3 -Hf 0.3 O 0.5 N 0.2 -HfAlO-SiO 2 -Si double quantum-barrier charge- trapping memory device. Under fast 100 mus and low plusmn8 V program/erase (P/E) condition, an initial memory window of 2.6 V and good extrapolated ten-year retention window of 1.9...
Saved in:
| Published in: | IEEE electron device letters 2008-04, Vol.29 (4), p.386-388 |
|---|---|
| Main Authors: | , , , , |
| Format: | Article |
| Language: | English |
| Subjects: | |
| Citations: | Items that this one cites Items that cite this one |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | cdi_FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563 |
|---|---|
| cites | cdi_FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563 |
| container_end_page | 388 |
| container_issue | 4 |
| container_start_page | 386 |
| container_title | IEEE electron device letters |
| container_volume | 29 |
| creator | Yang, H.J. Chin, A. Lin, S.H. Yeh, F.S. McAlister, S.P. |
| description | We have fabricated the [TaN-Ir 3 Si]-HfAlO-LaAlO 3 -Hf 0.3 O 0.5 N 0.2 -HfAlO-SiO 2 -Si double quantum-barrier charge- trapping memory device. Under fast 100 mus and low plusmn8 V program/erase (P/E) condition, an initial memory window of 2.6 V and good extrapolated ten-year retention window of 1.9 V are achieved at 125degC. Very small P/E retention decays of 64/22 mV/dec at 125degC are measured due to double quantum barriers to confine the charges in deep-trapping-energy Hf 0.3 O 0.5 N 0.2 well. |
| doi_str_mv | 10.1109/LED.2008.917811 |
| format | article |
| fullrecord | <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_proquest_journals_912243203</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4457861</ieee_id><sourcerecordid>34505483</sourcerecordid><originalsourceid>FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563</originalsourceid><addsrcrecordid>eNp9kc1rFEEQxRtRcI2ePXhpBM1pNlX9Md1z1E1iAiuibM5Np6d2M2G-7J4R9r-3hw05ePBUVNWvHrx6jL1HWCNCdbG9ulwLALuu0FjEF2yFWtsCdClfshUYhYVEKF-zNyk9AqBSRq2Yu-3GOPyhmt80hwe-o26k6Kc5Ev9FE_VTM_R8P0S-efDxQMUu-nFs-gP_Tt0Qj_z-yO_S0l8O831L_Ofs-2nu-FcfY0MxvWWv9r5N9O6pnrG766vd5qbY_vh2u_myLYK0OBWENZVKSikqVaG2JZZCBqtCJWvjwdTeGhG8DqhDngkDHsoSEWWovckWz9j5STe7-T1TmlzXpEBt63sa5uSs0WCyps7k5_-SUmnQysoMfvwHfBzm2GcXrkIhlBSwQBcnKMQhpUh7N8am8_HoENySi8u5uCUXd8olX3x6kvUp-HYffR-a9HwmACsB1aL84cQ1RPS8Vkqb_B35F3qzk-U</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912243203</pqid></control><display><type>article</type><title>Improved High Temperature Retention for Charge-Trapping Memory by Using Double Quantum Barriers</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Yang, H.J. ; Chin, A. ; Lin, S.H. ; Yeh, F.S. ; McAlister, S.P.</creator><creatorcontrib>Yang, H.J. ; Chin, A. ; Lin, S.H. ; Yeh, F.S. ; McAlister, S.P.</creatorcontrib><description>We have fabricated the [TaN-Ir 3 Si]-HfAlO-LaAlO 3 -Hf 0.3 O 0.5 N 0.2 -HfAlO-SiO 2 -Si double quantum-barrier charge- trapping memory device. Under fast 100 mus and low plusmn8 V program/erase (P/E) condition, an initial memory window of 2.6 V and good extrapolated ten-year retention window of 1.9 V are achieved at 125degC. Very small P/E retention decays of 64/22 mV/dec at 125degC are measured due to double quantum barriers to confine the charges in deep-trapping-energy Hf 0.3 O 0.5 N 0.2 well.</description><identifier>ISSN: 0741-3106</identifier><identifier>EISSN: 1558-0563</identifier><identifier>DOI: 10.1109/LED.2008.917811</identifier><identifier>CODEN: EDLEDZ</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Atherosclerosis ; Barriers ; Carrier confinement ; Current measurement ; Data storage ; Decay ; Design. Technologies. Operation analysis. Testing ; Devices ; Electronics ; Erase ; Exact sciences and technology ; Extrapolation ; Hafnium ; high- kappa ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Leakage current ; Magnetic and optical mass memories ; Memory devices ; MONOS devices ; Nonvolatile memory ; program ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Senior members ; Storage and reproduction of information ; Temperature ; Trapping ; Tunneling</subject><ispartof>IEEE electron device letters, 2008-04, Vol.29 (4), p.386-388</ispartof><rights>2008 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563</citedby><cites>FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4457861$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=20192093$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Yang, H.J.</creatorcontrib><creatorcontrib>Chin, A.</creatorcontrib><creatorcontrib>Lin, S.H.</creatorcontrib><creatorcontrib>Yeh, F.S.</creatorcontrib><creatorcontrib>McAlister, S.P.</creatorcontrib><title>Improved High Temperature Retention for Charge-Trapping Memory by Using Double Quantum Barriers</title><title>IEEE electron device letters</title><addtitle>LED</addtitle><description>We have fabricated the [TaN-Ir 3 Si]-HfAlO-LaAlO 3 -Hf 0.3 O 0.5 N 0.2 -HfAlO-SiO 2 -Si double quantum-barrier charge- trapping memory device. Under fast 100 mus and low plusmn8 V program/erase (P/E) condition, an initial memory window of 2.6 V and good extrapolated ten-year retention window of 1.9 V are achieved at 125degC. Very small P/E retention decays of 64/22 mV/dec at 125degC are measured due to double quantum barriers to confine the charges in deep-trapping-energy Hf 0.3 O 0.5 N 0.2 well.</description><subject>Applied sciences</subject><subject>Atherosclerosis</subject><subject>Barriers</subject><subject>Carrier confinement</subject><subject>Current measurement</subject><subject>Data storage</subject><subject>Decay</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Devices</subject><subject>Electronics</subject><subject>Erase</subject><subject>Exact sciences and technology</subject><subject>Extrapolation</subject><subject>Hafnium</subject><subject>high- kappa</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Leakage current</subject><subject>Magnetic and optical mass memories</subject><subject>Memory devices</subject><subject>MONOS devices</subject><subject>Nonvolatile memory</subject><subject>program</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Senior members</subject><subject>Storage and reproduction of information</subject><subject>Temperature</subject><subject>Trapping</subject><subject>Tunneling</subject><issn>0741-3106</issn><issn>1558-0563</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><recordid>eNp9kc1rFEEQxRtRcI2ePXhpBM1pNlX9Md1z1E1iAiuibM5Np6d2M2G-7J4R9r-3hw05ePBUVNWvHrx6jL1HWCNCdbG9ulwLALuu0FjEF2yFWtsCdClfshUYhYVEKF-zNyk9AqBSRq2Yu-3GOPyhmt80hwe-o26k6Kc5Ev9FE_VTM_R8P0S-efDxQMUu-nFs-gP_Tt0Qj_z-yO_S0l8O831L_Ofs-2nu-FcfY0MxvWWv9r5N9O6pnrG766vd5qbY_vh2u_myLYK0OBWENZVKSikqVaG2JZZCBqtCJWvjwdTeGhG8DqhDngkDHsoSEWWovckWz9j5STe7-T1TmlzXpEBt63sa5uSs0WCyps7k5_-SUmnQysoMfvwHfBzm2GcXrkIhlBSwQBcnKMQhpUh7N8am8_HoENySi8u5uCUXd8olX3x6kvUp-HYffR-a9HwmACsB1aL84cQ1RPS8Vkqb_B35F3qzk-U</recordid><startdate>20080401</startdate><enddate>20080401</enddate><creator>Yang, H.J.</creator><creator>Chin, A.</creator><creator>Lin, S.H.</creator><creator>Yeh, F.S.</creator><creator>McAlister, S.P.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20080401</creationdate><title>Improved High Temperature Retention for Charge-Trapping Memory by Using Double Quantum Barriers</title><author>Yang, H.J. ; Chin, A. ; Lin, S.H. ; Yeh, F.S. ; McAlister, S.P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Applied sciences</topic><topic>Atherosclerosis</topic><topic>Barriers</topic><topic>Carrier confinement</topic><topic>Current measurement</topic><topic>Data storage</topic><topic>Decay</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Devices</topic><topic>Electronics</topic><topic>Erase</topic><topic>Exact sciences and technology</topic><topic>Extrapolation</topic><topic>Hafnium</topic><topic>high- kappa</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Leakage current</topic><topic>Magnetic and optical mass memories</topic><topic>Memory devices</topic><topic>MONOS devices</topic><topic>Nonvolatile memory</topic><topic>program</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Senior members</topic><topic>Storage and reproduction of information</topic><topic>Temperature</topic><topic>Trapping</topic><topic>Tunneling</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Yang, H.J.</creatorcontrib><creatorcontrib>Chin, A.</creatorcontrib><creatorcontrib>Lin, S.H.</creatorcontrib><creatorcontrib>Yeh, F.S.</creatorcontrib><creatorcontrib>McAlister, S.P.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE electron device letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Yang, H.J.</au><au>Chin, A.</au><au>Lin, S.H.</au><au>Yeh, F.S.</au><au>McAlister, S.P.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Improved High Temperature Retention for Charge-Trapping Memory by Using Double Quantum Barriers</atitle><jtitle>IEEE electron device letters</jtitle><stitle>LED</stitle><date>2008-04-01</date><risdate>2008</risdate><volume>29</volume><issue>4</issue><spage>386</spage><epage>388</epage><pages>386-388</pages><issn>0741-3106</issn><eissn>1558-0563</eissn><coden>EDLEDZ</coden><abstract>We have fabricated the [TaN-Ir 3 Si]-HfAlO-LaAlO 3 -Hf 0.3 O 0.5 N 0.2 -HfAlO-SiO 2 -Si double quantum-barrier charge- trapping memory device. Under fast 100 mus and low plusmn8 V program/erase (P/E) condition, an initial memory window of 2.6 V and good extrapolated ten-year retention window of 1.9 V are achieved at 125degC. Very small P/E retention decays of 64/22 mV/dec at 125degC are measured due to double quantum barriers to confine the charges in deep-trapping-energy Hf 0.3 O 0.5 N 0.2 well.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/LED.2008.917811</doi><tpages>3</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0741-3106 |
| ispartof | IEEE electron device letters, 2008-04, Vol.29 (4), p.386-388 |
| issn | 0741-3106 1558-0563 |
| language | eng |
| recordid | cdi_proquest_journals_912243203 |
| source | IEEE Electronic Library (IEL) Journals |
| subjects | Applied sciences Atherosclerosis Barriers Carrier confinement Current measurement Data storage Decay Design. Technologies. Operation analysis. Testing Devices Electronics Erase Exact sciences and technology Extrapolation Hafnium high- kappa Integrated circuits Integrated circuits by function (including memories and processors) Leakage current Magnetic and optical mass memories Memory devices MONOS devices Nonvolatile memory program Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Senior members Storage and reproduction of information Temperature Trapping Tunneling |
| title | Improved High Temperature Retention for Charge-Trapping Memory by Using Double Quantum Barriers |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T17%3A44%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Improved%20High%20Temperature%20Retention%20for%20Charge-Trapping%20Memory%20by%20Using%20Double%20Quantum%20Barriers&rft.jtitle=IEEE%20electron%20device%20letters&rft.au=Yang,%20H.J.&rft.date=2008-04-01&rft.volume=29&rft.issue=4&rft.spage=386&rft.epage=388&rft.pages=386-388&rft.issn=0741-3106&rft.eissn=1558-0563&rft.coden=EDLEDZ&rft_id=info:doi/10.1109/LED.2008.917811&rft_dat=%3Cproquest_pasca%3E34505483%3C/proquest_pasca%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c381t-e1de64333294915861623c84c93d7a07da872ca5c15cc93270a0661113cda7563%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=912243203&rft_id=info:pmid/&rft_ieee_id=4457861&rfr_iscdi=true |