Loading…
Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries
[...] the accuracy of the circuit does not rely on any strict matching of the devices, unlike most of the traditional approaches based on complementary input pairs, which need to compensate for the difference in mobility between electrons and holes with the transistor aspect ratios.
Saved in:
| Published in: | IEEE journal of solid-state circuits 2003-08, Vol.38 (8), p.1364-1372 |
|---|---|
| Main Authors: | , , , |
| Format: | Article |
| Language: | English |
| Citations: | Items that this one cites Items that cite this one |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | cdi_FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223 |
|---|---|
| cites | cdi_FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223 |
| container_end_page | 1372 |
| container_issue | 8 |
| container_start_page | 1364 |
| container_title | IEEE journal of solid-state circuits |
| container_volume | 38 |
| creator | Carrillo, J.M. Duque-Carrillo, J.F. Torelli, G. Ausin, J.L. |
| description | [...] the accuracy of the circuit does not rely on any strict matching of the devices, unlike most of the traditional approaches based on complementary input pairs, which need to compensate for the difference in mobility between electrons and holes with the transistor aspect ratios. |
| doi_str_mv | 10.1109/JSSC.2003.814430 |
| format | article |
| fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_922701195</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2592330051</sourcerecordid><originalsourceid>FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223</originalsourceid><addsrcrecordid>eNo1kM1LAzEUxIMoWKt3j8F7apJN3M1RFj8peKiCt_B2N2lT0k1N0hb_e3etnuYNM7yBH0LXjM4Yo-r2dbGoZ5zSYlYxIQp6giZMyoqwsvg8RRNKWUXUkJ-ji5TWgxWiYhMU6tCnDH0myw1u_-_kzYFEyAav3HJFGui7g-vyCvtwIPvgMywNjuA8yYGMittNSNj1213G6Te1IeK9Tw63xnvsXRMhOpMu0ZkFn8zVn07Rx-PDe_1M5m9PL_X9nLRcqEw6C7bqJG_KEhh0lZD2DrjgUgG0zELBoeGqYw2DpuyUVJU0FXAqDRON5byYopvj320MXzuTsl6HXeyHSa04LyljSg4leiy1MaQUjdXb6DYQvzWjeqSqR6p6pKqPVIsfqU1svg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>922701195</pqid></control><display><type>article</type><title>Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries</title><source>IEEE Xplore (Online service)</source><creator>Carrillo, J.M. ; Duque-Carrillo, J.F. ; Torelli, G. ; Ausin, J.L.</creator><creatorcontrib>Carrillo, J.M. ; Duque-Carrillo, J.F. ; Torelli, G. ; Ausin, J.L.</creatorcontrib><description>[...] the accuracy of the circuit does not rely on any strict matching of the devices, unlike most of the traditional approaches based on complementary input pairs, which need to compensate for the difference in mobility between electrons and holes with the transistor aspect ratios.</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/JSSC.2003.814430</identifier><language>eng</language><publisher>New York: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</publisher><ispartof>IEEE journal of solid-state circuits, 2003-08, Vol.38 (8), p.1364-1372</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2003</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223</citedby><cites>FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Carrillo, J.M.</creatorcontrib><creatorcontrib>Duque-Carrillo, J.F.</creatorcontrib><creatorcontrib>Torelli, G.</creatorcontrib><creatorcontrib>Ausin, J.L.</creatorcontrib><title>Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries</title><title>IEEE journal of solid-state circuits</title><description>[...] the accuracy of the circuit does not rely on any strict matching of the devices, unlike most of the traditional approaches based on complementary input pairs, which need to compensate for the difference in mobility between electrons and holes with the transistor aspect ratios.</description><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2003</creationdate><recordtype>article</recordtype><recordid>eNo1kM1LAzEUxIMoWKt3j8F7apJN3M1RFj8peKiCt_B2N2lT0k1N0hb_e3etnuYNM7yBH0LXjM4Yo-r2dbGoZ5zSYlYxIQp6giZMyoqwsvg8RRNKWUXUkJ-ji5TWgxWiYhMU6tCnDH0myw1u_-_kzYFEyAav3HJFGui7g-vyCvtwIPvgMywNjuA8yYGMittNSNj1213G6Te1IeK9Tw63xnvsXRMhOpMu0ZkFn8zVn07Rx-PDe_1M5m9PL_X9nLRcqEw6C7bqJG_KEhh0lZD2DrjgUgG0zELBoeGqYw2DpuyUVJU0FXAqDRON5byYopvj320MXzuTsl6HXeyHSa04LyljSg4leiy1MaQUjdXb6DYQvzWjeqSqR6p6pKqPVIsfqU1svg</recordid><startdate>200308</startdate><enddate>200308</enddate><creator>Carrillo, J.M.</creator><creator>Duque-Carrillo, J.F.</creator><creator>Torelli, G.</creator><creator>Ausin, J.L.</creator><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>200308</creationdate><title>Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries</title><author>Carrillo, J.M. ; Duque-Carrillo, J.F. ; Torelli, G. ; Ausin, J.L.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2003</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Carrillo, J.M.</creatorcontrib><creatorcontrib>Duque-Carrillo, J.F.</creatorcontrib><creatorcontrib>Torelli, G.</creatorcontrib><creatorcontrib>Ausin, J.L.</creatorcontrib><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Carrillo, J.M.</au><au>Duque-Carrillo, J.F.</au><au>Torelli, G.</au><au>Ausin, J.L.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><date>2003-08</date><risdate>2003</risdate><volume>38</volume><issue>8</issue><spage>1364</spage><epage>1372</epage><pages>1364-1372</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><abstract>[...] the accuracy of the circuit does not rely on any strict matching of the devices, unlike most of the traditional approaches based on complementary input pairs, which need to compensate for the difference in mobility between electrons and holes with the transistor aspect ratios.</abstract><cop>New York</cop><pub>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</pub><doi>10.1109/JSSC.2003.814430</doi><tpages>9</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0018-9200 |
| ispartof | IEEE journal of solid-state circuits, 2003-08, Vol.38 (8), p.1364-1372 |
| issn | 0018-9200 1558-173X |
| language | eng |
| recordid | cdi_proquest_journals_922701195 |
| source | IEEE Xplore (Online service) |
| title | Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T00%3A22%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Constant-gm%20constant-slew-rate%20high-bandwidth%20low-voltage%20rail-to-rail%20cmos%20input%20stage%20for%20vlsi%20cell%20libraries&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Carrillo,%20J.M.&rft.date=2003-08&rft.volume=38&rft.issue=8&rft.spage=1364&rft.epage=1372&rft.pages=1364-1372&rft.issn=0018-9200&rft.eissn=1558-173X&rft_id=info:doi/10.1109/JSSC.2003.814430&rft_dat=%3Cproquest_cross%3E2592330051%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c249t-dfaf8d52b77a1ad845f6a24259aac1fa32ab29d1b1ab7d95985e8a205e14bf223%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=922701195&rft_id=info:pmid/&rfr_iscdi=true |