Loading…

A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers

Output phase noise for edge-combining delay-locked loops (DLLs) is derived in this study, which is obtained by decomposing the synthesized output waveform into a noise-free signal and a corresponding noise perturbation on it. The noise-free signal, which is affected by the systematic errors as the p...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on microwave theory and techniques 2012-04, Vol.60 (4), p.1086-1096
Main Authors: LIAO, Fang-Ren, LU, Shey-Shi
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623
cites cdi_FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623
container_end_page 1096
container_issue 4
container_start_page 1086
container_title IEEE transactions on microwave theory and techniques
container_volume 60
creator LIAO, Fang-Ren
LU, Shey-Shi
description Output phase noise for edge-combining delay-locked loops (DLLs) is derived in this study, which is obtained by decomposing the synthesized output waveform into a noise-free signal and a corresponding noise perturbation on it. The noise-free signal, which is affected by the systematic errors as the phase offset between phase detector inputs or delay mismatches among delay cells, possesses a periodic steady-state solution, and therefore leads to output spur. The noise perturbation, on the other hand, will be upconverted to the frequency-multiplied output based on this solution. A general analysis approach is provided that can be applied to the case such as the change of the frequency multiplication factor or the variation of the output duty cycle. The theory is verified by a programmable edge-combining DLL, which has been realized in a CMOS 90-nm technology. The predicted output phase noise has close agreement with simulation results, as well as the measurement data when the frequency multiplication factor changes.
doi_str_mv 10.1109/TMTT.2012.2183379
format article
fullrecord <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_proquest_journals_964151675</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6151231</ieee_id><sourcerecordid>2626350651</sourcerecordid><originalsourceid>FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623</originalsourceid><addsrcrecordid>eNpdkE1Lw0AQhhdRsFZ_gHgJguAldT-yu9lj6YcKrXqIegybzaSupEndTYX-eze09OBpGOZ535l5EbomeEQIVg_ZMstGFBM6oiRlTKoTNCCcy1gJiU_RAGOSxipJ8Tm68P47tAnH6QB9jKNP_QtV69bxFDbQlNB00duX9hC_tNZDNG50vfPWR4GJZuUK4km7Lmxjm1U0XSyiuYOfLTRmFy23dWc3tQXnL9FZpWsPV4c6RO_zWTZ5ihevj8-T8SI2jPMuNlVJS1EqkKZgRVJWWhecl6koK6Uk58ASoVIjqTQaA5dcCW1MISqVcEIEZUN0v_fduDZc4bt8bb2ButYNtFufE0xpqjCjJKC3_9DvduvCcz5XIiGcCMkDRPaQca33Dqp84-xau11wyvug8z7ovA86PwQdNHcHY-2NriunG2P9UUi5DKTovW_2nAWA41iEzZQR9gdXSYX8</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>964151675</pqid></control><display><type>article</type><title>A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers</title><source>IEEE Xplore (Online service)</source><creator>LIAO, Fang-Ren ; LU, Shey-Shi</creator><creatorcontrib>LIAO, Fang-Ren ; LU, Shey-Shi</creatorcontrib><description>Output phase noise for edge-combining delay-locked loops (DLLs) is derived in this study, which is obtained by decomposing the synthesized output waveform into a noise-free signal and a corresponding noise perturbation on it. The noise-free signal, which is affected by the systematic errors as the phase offset between phase detector inputs or delay mismatches among delay cells, possesses a periodic steady-state solution, and therefore leads to output spur. The noise perturbation, on the other hand, will be upconverted to the frequency-multiplied output based on this solution. A general analysis approach is provided that can be applied to the case such as the change of the frequency multiplication factor or the variation of the output duty cycle. The theory is verified by a programmable edge-combining DLL, which has been realized in a CMOS 90-nm technology. The predicted output phase noise has close agreement with simulation results, as well as the measurement data when the frequency multiplication factor changes.</description><identifier>ISSN: 0018-9480</identifier><identifier>EISSN: 1557-9670</identifier><identifier>DOI: 10.1109/TMTT.2012.2183379</identifier><identifier>CODEN: IETMAB</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Circuit properties ; Circuits of signal characteristics conditioning (including delay circuits) ; Clocks ; CMOS ; Delay ; Delay-locked loop (DLL) ; Design. Technologies. Operation analysis. Testing ; Dynamic link libraries ; edge combiner ; Electric, optical and optoelectronic circuits ; Electronic circuits ; Electronics ; Exact sciences and technology ; frequency multiplier ; Frequency synthesizers ; Integrated circuits ; Jitter ; Mathematical model ; Microwaves ; Multiplication ; Noise ; noise transfer function (NTF) ; periodic steady state (PSS) ; Perturbation methods ; Phase noise ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Signal convertors ; spur ; Studies ; Waveforms</subject><ispartof>IEEE transactions on microwave theory and techniques, 2012-04, Vol.60 (4), p.1086-1096</ispartof><rights>2015 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Apr 2012</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623</citedby><cites>FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6151231$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=25721865$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>LIAO, Fang-Ren</creatorcontrib><creatorcontrib>LU, Shey-Shi</creatorcontrib><title>A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers</title><title>IEEE transactions on microwave theory and techniques</title><addtitle>TMTT</addtitle><description>Output phase noise for edge-combining delay-locked loops (DLLs) is derived in this study, which is obtained by decomposing the synthesized output waveform into a noise-free signal and a corresponding noise perturbation on it. The noise-free signal, which is affected by the systematic errors as the phase offset between phase detector inputs or delay mismatches among delay cells, possesses a periodic steady-state solution, and therefore leads to output spur. The noise perturbation, on the other hand, will be upconverted to the frequency-multiplied output based on this solution. A general analysis approach is provided that can be applied to the case such as the change of the frequency multiplication factor or the variation of the output duty cycle. The theory is verified by a programmable edge-combining DLL, which has been realized in a CMOS 90-nm technology. The predicted output phase noise has close agreement with simulation results, as well as the measurement data when the frequency multiplication factor changes.</description><subject>Applied sciences</subject><subject>Circuit properties</subject><subject>Circuits of signal characteristics conditioning (including delay circuits)</subject><subject>Clocks</subject><subject>CMOS</subject><subject>Delay</subject><subject>Delay-locked loop (DLL)</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Dynamic link libraries</subject><subject>edge combiner</subject><subject>Electric, optical and optoelectronic circuits</subject><subject>Electronic circuits</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>frequency multiplier</subject><subject>Frequency synthesizers</subject><subject>Integrated circuits</subject><subject>Jitter</subject><subject>Mathematical model</subject><subject>Microwaves</subject><subject>Multiplication</subject><subject>Noise</subject><subject>noise transfer function (NTF)</subject><subject>periodic steady state (PSS)</subject><subject>Perturbation methods</subject><subject>Phase noise</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Signal convertors</subject><subject>spur</subject><subject>Studies</subject><subject>Waveforms</subject><issn>0018-9480</issn><issn>1557-9670</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNpdkE1Lw0AQhhdRsFZ_gHgJguAldT-yu9lj6YcKrXqIegybzaSupEndTYX-eze09OBpGOZ535l5EbomeEQIVg_ZMstGFBM6oiRlTKoTNCCcy1gJiU_RAGOSxipJ8Tm68P47tAnH6QB9jKNP_QtV69bxFDbQlNB00duX9hC_tNZDNG50vfPWR4GJZuUK4km7Lmxjm1U0XSyiuYOfLTRmFy23dWc3tQXnL9FZpWsPV4c6RO_zWTZ5ihevj8-T8SI2jPMuNlVJS1EqkKZgRVJWWhecl6koK6Uk58ASoVIjqTQaA5dcCW1MISqVcEIEZUN0v_fduDZc4bt8bb2ButYNtFufE0xpqjCjJKC3_9DvduvCcz5XIiGcCMkDRPaQca33Dqp84-xau11wyvug8z7ovA86PwQdNHcHY-2NriunG2P9UUi5DKTovW_2nAWA41iEzZQR9gdXSYX8</recordid><startdate>20120401</startdate><enddate>20120401</enddate><creator>LIAO, Fang-Ren</creator><creator>LU, Shey-Shi</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20120401</creationdate><title>A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers</title><author>LIAO, Fang-Ren ; LU, Shey-Shi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Applied sciences</topic><topic>Circuit properties</topic><topic>Circuits of signal characteristics conditioning (including delay circuits)</topic><topic>Clocks</topic><topic>CMOS</topic><topic>Delay</topic><topic>Delay-locked loop (DLL)</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Dynamic link libraries</topic><topic>edge combiner</topic><topic>Electric, optical and optoelectronic circuits</topic><topic>Electronic circuits</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>frequency multiplier</topic><topic>Frequency synthesizers</topic><topic>Integrated circuits</topic><topic>Jitter</topic><topic>Mathematical model</topic><topic>Microwaves</topic><topic>Multiplication</topic><topic>Noise</topic><topic>noise transfer function (NTF)</topic><topic>periodic steady state (PSS)</topic><topic>Perturbation methods</topic><topic>Phase noise</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Signal convertors</topic><topic>spur</topic><topic>Studies</topic><topic>Waveforms</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>LIAO, Fang-Ren</creatorcontrib><creatorcontrib>LU, Shey-Shi</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on microwave theory and techniques</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>LIAO, Fang-Ren</au><au>LU, Shey-Shi</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers</atitle><jtitle>IEEE transactions on microwave theory and techniques</jtitle><stitle>TMTT</stitle><date>2012-04-01</date><risdate>2012</risdate><volume>60</volume><issue>4</issue><spage>1086</spage><epage>1096</epage><pages>1086-1096</pages><issn>0018-9480</issn><eissn>1557-9670</eissn><coden>IETMAB</coden><abstract>Output phase noise for edge-combining delay-locked loops (DLLs) is derived in this study, which is obtained by decomposing the synthesized output waveform into a noise-free signal and a corresponding noise perturbation on it. The noise-free signal, which is affected by the systematic errors as the phase offset between phase detector inputs or delay mismatches among delay cells, possesses a periodic steady-state solution, and therefore leads to output spur. The noise perturbation, on the other hand, will be upconverted to the frequency-multiplied output based on this solution. A general analysis approach is provided that can be applied to the case such as the change of the frequency multiplication factor or the variation of the output duty cycle. The theory is verified by a programmable edge-combining DLL, which has been realized in a CMOS 90-nm technology. The predicted output phase noise has close agreement with simulation results, as well as the measurement data when the frequency multiplication factor changes.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/TMTT.2012.2183379</doi><tpages>11</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9480
ispartof IEEE transactions on microwave theory and techniques, 2012-04, Vol.60 (4), p.1086-1096
issn 0018-9480
1557-9670
language eng
recordid cdi_proquest_journals_964151675
source IEEE Xplore (Online service)
subjects Applied sciences
Circuit properties
Circuits of signal characteristics conditioning (including delay circuits)
Clocks
CMOS
Delay
Delay-locked loop (DLL)
Design. Technologies. Operation analysis. Testing
Dynamic link libraries
edge combiner
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
frequency multiplier
Frequency synthesizers
Integrated circuits
Jitter
Mathematical model
Microwaves
Multiplication
Noise
noise transfer function (NTF)
periodic steady state (PSS)
Perturbation methods
Phase noise
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Signal convertors
spur
Studies
Waveforms
title A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T01%3A36%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Waveform-Dependent%20Phase-Noise%20Analysis%20for%20Edge-Combining%20DLL%20Frequency%20Multipliers&rft.jtitle=IEEE%20transactions%20on%20microwave%20theory%20and%20techniques&rft.au=LIAO,%20Fang-Ren&rft.date=2012-04-01&rft.volume=60&rft.issue=4&rft.spage=1086&rft.epage=1096&rft.pages=1086-1096&rft.issn=0018-9480&rft.eissn=1557-9670&rft.coden=IETMAB&rft_id=info:doi/10.1109/TMTT.2012.2183379&rft_dat=%3Cproquest_pasca%3E2626350651%3C/proquest_pasca%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c355t-cfd2d6d9e7cb3b4dfaab55d86df99755e34698c727ca0e57596accb6f94511623%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=964151675&rft_id=info:pmid/&rft_ieee_id=6151231&rfr_iscdi=true