FunState-an internal design representation for codesign

In this paper, an internal design model called FunState (functions driven by state machines) is presented that enables the representation of different types of system components and scheduling mechanisms using a mixture of functional programming and state machines. It is shown how properties relevan...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 2001-08, Vol.9 (4), p.524-544
Main Authors: Strehl, K., Thiele, L., Gries, M., Ziegenbein, D., Ernst, R., Teich, J.
Format: Article
Language:English
Subjects:
Applied sciences
Boolean algebra
Communication system control
Computational modeling
Computer networks
Computers, microcomputers
Design engineering
Design. Technologies. Operation analysis. Testing
Dynamic scheduling
Electronic mail
Electronics
Exact sciences and technology
Functional programming
Graphs
Hardware
Integrated circuits
Mathematical models
Petri nets
Processor scheduling
Representations
Scheduling
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
State machines
Switches
Very large scale integration
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, an internal design model called FunState (functions driven by state machines) is presented that enables the representation of different types of system components and scheduling mechanisms using a mixture of functional programming and state machines. It is shown how properties relevant for scheduling and verification of specification models such as Boolean dataflow, cyclostatic dataflow, synchronous dataflow, marked graphs, and communicating state machines as well as Petri nets can be represented in the FunState model of computation. Examples of methods suited for FunState are described, such as scheduling and verification. They are based on the representation of the model's state transitions in the form of a periodic graph. The feasibility of the novel approach is shown with an asynchronous transfer mode switch example.
ISSN:1063-8210
1557-9999
DOI:10.1109/92.931229