Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse-Width Modulators

• Published in: IEEE transactions on power electronics 2012-05, Vol.27 (5), p.2515-2525
• Main Authors: Navarro, D., Lucía, O., Barragán, L. A., Artigas, J. I., Urriza, I., Jiménez, O.
• Format: Article
• Language: English
• Subjects: Applied sciences; Blocking; Circuit properties; Circuits; Clocks; Delay; Digital; Digital circuits; Electric power; Electric, optical and optoelectronic circuits; Electrical engineering. Electrical power engineering; Electrical machines; Electronic circuits; Electronic equipment and fabrication. Passive components, printed wiring boards, connectics; Electronics; Exact sciences and technology; Field programmable gate arrays; Field programmable gate arrays (FPGA); Frequencies; Frequency conversion; Modulators; power conversion; Power electronics, power supplies; pulse-width modulated power converters; Radiation detectors; Regulation and control; Signal resolution; Synchronization; Synchronous
• ISSN: 0885-8993; 1941-0107
• DOI: 10.1109/TPEL.2011.2173702

Advantages of digital control in power electronics have led to an increasing use of digital pulse-width modulators (DPWM). However, the clock frequency requirements may exceed the operational limits when the power converter switching frequency is increased, while using classical DPWM architectures. In this paper, we present two synchronous designs to increase the resolution of the DPWM implemented on field programmable gate arrays (FPGA). The proposed circuits are based on the on-chip digital clock manager block present in the low-cost Spartan-3 FPGA series and on the I/O delay element (IODELAYE1) available in the high-end Virtex-6 FPGA series. These solutions have been implemented, tested, and compared to verify the performance of these architectures.