A Novel Application of FM-ADC Toward the Self-Calibration of Phase-Locked Loops

This paper presents a charge pump-phase locked loop (CP-PLL) that utilizes a frequency-modulated analog-to-digital converter (FM-ADC) as part of a calibration circuit to compensate for process variations and intemperate operating environments. The calibration circuitry first detects the shift in ope...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2008-10, Vol.55 (9), p.2491-2504
Main Authors: Liobe, J., Geisler, R., Margala, M.
Format: Article
Language:English
Subjects:
Analog-digital conversion
Analog-to-digital converters (ADCs)
Bandwidth
Calibration
Charge
Charge pumps
Circuits
Corners
Dynamical systems
Expenses
Frequency conversion
Locks
Phase detection
Phase locked loops
Phase noise
Phase shift
phase-locked loops (PLLs)
self-calibration
Temperature distribution
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a charge pump-phase locked loop (CP-PLL) that utilizes a frequency-modulated analog-to-digital converter (FM-ADC) as part of a calibration circuit to compensate for process variations and intemperate operating environments. The calibration circuitry first detects the shift in operating conditions, and then dynamically adjusts the loop bandwidth back to its nominal range to guarantee phase lock for all four process corners and the typical case, and across the telecommunications temperature range of 0 to 80 deg C. Calibration comes at the expense of a worst case increase in lock time of 15% and increase of close-in phase noise of 13% for the PLL architecture examined. This self-calibrating PLL, including the FM-ADC, are designed and laid out in TSMC's 0.18-mum RF CMOS process (TSMC18RF).
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2008.920074