Designing a Crossbar Scheduler for HPC Applications

A crucial part of any high-performance computing (HPC) system is its interconnection network. Corning and IBM are jointly developing a demonstration interconnect based on optical cell switching with electronic control. The Corning-IBM joint optical shared memory supercomputer interconnect system (Os...

Full description

Saved in:
Bibliographic Details
Published in:IEEE MICRO 2006-05, Vol.26 (3), p.58-71
Main Authors: Minkenberg, C., Abel, F., Muller, P., Raj Krishnamurthy, Gusat, M., Dill, P., Iliadis, I., Luijten, R., Hemenway, R.R., Grzybowski, R., Schiattarella, E.
Format: Article
Language:English
Subjects:
Computer networks
crossbar scheduler
Delay
Electronic control
High performance computing
Interconnection
interconnection network
Joint ventures
Multicast
Multiprocessor interconnection networks
Networks
Optical control
Optical interconnections
Optical memory (data storage)
Osmosis
Processor scheduling
R&D
Research & development
Supercomputers
Switching
Technological innovation
Throughput
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A crucial part of any high-performance computing (HPC) system is its interconnection network. Corning and IBM are jointly developing a demonstration interconnect based on optical cell switching with electronic control. The Corning-IBM joint optical shared memory supercomputer interconnect system (Osmosis) project explores the opportunity to advance the role of optical-switching technologies in such systems. Key innovations in the scheduler architecture directly address the main HPC requirements: low latency, high throughput, efficient multicast support, and high reliability
ISSN:0272-1732
1937-4143
DOI:10.1109/MM.2006.51