Design and Implementation of a Floating Point ALU on a STRATIX-III FPGA

In this paper, the implementation of DSP modules such as a floating point ALU are presented and designed. The design is based on high performance FPGA "STRATIX III". The implementation is done after functional and timing simulation. The simulation tool used is Model Sim. The tool for synth...

Full description

Saved in:
Bibliographic Details
Published in:International journal of computer applications 2012-01, Vol.55 (2), p.48-50
Main Authors: B.U.V, Prashanth, Padmini, C., Rajendar, S.
Format: Article
Language:English
Subjects:
Accuracy
Computer simulation
Digital signal processing
Field programmable gate arrays
Floating point arithmetic
Modules
Optimization
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, the implementation of DSP modules such as a floating point ALU are presented and designed. The design is based on high performance FPGA "STRATIX III". The implementation is done after functional and timing simulation. The simulation tool used is Model Sim. The tool for synthesis and implementation is QuartusII [2]. The experimental results shows the functional and timing analysis for the fixed point to floating converter DSP module carried out using high performance synthesis software from Altera[1]. One of the most important stages of fixed-point to floating-point conversion is the evaluation of the floating-point specification accuracy. This evaluation is required to optimize the data word-length according to accuracy constraints. Classical methods for accuracy evaluation are based on floating-point simulations but they lead to very long optimization times. The use of this method in data word-length minimization processes reduces significantly the optimization time.
ISSN:0975-8887
0975-8887
DOI:10.5120/8731-2610