Hardware Implementation of DSP Filter on FPGAs

• Published in: International journal of computer applications 2013-01, Vol.62 (16), p.34-37
• Main Authors: Chauhan, Apurva Singh, Lal, A Mukund, Maheshwari, Varun, Das, D Bhagwan
• Format: Article
• Language: English
• Subjects: Algorithms; Application specific integrated circuits; Chips; Design engineering; Digital signal processing; Field programmable gate arrays; Hardware; Mathematical analysis; Optimization
• ISSN: 0975-8887; 0975-8887
• DOI: 10.5120/10167-4969

This paper describes the hardware implemention of Digital signal processing filters on FPGAs (Field programmable gate array). Traditionally, digital signal processing (DSP) algorithms are implemented using general purpose programmable DSP chips for low-rate applications. Alternatively, special purpose fixed function DSP chipsets and application specific integrated circuits (ASICs) are used for high-performance application. Technological amelioration by Xilinx on FPGAs in the past few years has opened new paths for engineers to design various applications on FPGAs. The FPGAs assert the high explicitness of the ASIC while avoiding its high development cost and its inability to accommodate design modifications after production. Highly adaptable and design-flexibility, FPGAs provide optimal device utilization through conservation of board space and system power important advantages not available with many stand-alone DSP chips.