Loading…
Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers
In this work, we study the possibility of chip-to-chip interconnections via out-of-plane grating couplers or vertical grating couplers (VGCs) fabricated on silicon-on-insulator (SOI) technology. Mathematical and experimental results for the efficiency of coupling light between two such grating coupl...
Saved in:
Published in: | Applied optics (2004) 2012-12, Vol.51 (34), p.8090-8094 |
---|---|
Main Authors: | , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | cdi_FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3 |
---|---|
cites | cdi_FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3 |
container_end_page | 8094 |
container_issue | 34 |
container_start_page | 8090 |
container_title | Applied optics (2004) |
container_volume | 51 |
creator | Cabezón, Miguel Garcés, Ignacio Villafranca, Asier Pozo, José Kumar, Pragati Kaźmierczak, Andrzej |
description | In this work, we study the possibility of chip-to-chip interconnections via out-of-plane grating couplers or vertical grating couplers (VGCs) fabricated on silicon-on-insulator (SOI) technology. Mathematical and experimental results for the efficiency of coupling light between two such grating couplers have been presented. The VGCs are placed vertically against each other in order to study the effect of spatial misalignments on the light coupling efficiency. Waveguides and VGCs are designed according to standard SOI fabrication processes. A two-dimensional finite-difference time-domain method is used for the simulations. Measurements are performed on different combinations of 4 samples on the chip. Light coupling efficiency of -8 dB is achieved and tolerances to misalignments in 3 spatial dimensions are provided. |
doi_str_mv | 10.1364/AO.51.008090 |
format | article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1323231006</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1323231006</sourcerecordid><originalsourceid>FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3</originalsourceid><addsrcrecordid>eNo90E1LAzEQBuAgiq3Vm2fZowdTJ8nuJj2W4hcUelCht5Am2RrZbtZkt-C_N2urMDBzeBhmXoSuCUwJK_P7-WpakCmAgBmcoDElRYEZKYtTNE7jDBMq1iN0EeMnACvyGT9HI8oocMbFGK1fXe20b3Aq18S-Vp0Pmf5wLe48Hnqmfd_Wrtlme6cy33fYV7itVWOzJPc2dE6rOtsG1Q3oV9sQL9FZpepor459gt4fH94Wz3i5enpZzJdYsxl0mBqzyTnhwLSyzFBhRZUeoWpDFMm5KJUwhvESGM81V5VWBiiYUhGanhAVm6Dbw942-K_exk7uXNS2Hg70fZSEJccIQJno3YHq4GMMtpJtcDsVviUBOWQp5ytZEHnIMvGb4-Z-s7PmH_-Fx34A9NBvFw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1323231006</pqid></control><display><type>article</type><title>Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers</title><source>OSA Publishing</source><creator>Cabezón, Miguel ; Garcés, Ignacio ; Villafranca, Asier ; Pozo, José ; Kumar, Pragati ; Kaźmierczak, Andrzej</creator><creatorcontrib>Cabezón, Miguel ; Garcés, Ignacio ; Villafranca, Asier ; Pozo, José ; Kumar, Pragati ; Kaźmierczak, Andrzej</creatorcontrib><description>In this work, we study the possibility of chip-to-chip interconnections via out-of-plane grating couplers or vertical grating couplers (VGCs) fabricated on silicon-on-insulator (SOI) technology. Mathematical and experimental results for the efficiency of coupling light between two such grating couplers have been presented. The VGCs are placed vertically against each other in order to study the effect of spatial misalignments on the light coupling efficiency. Waveguides and VGCs are designed according to standard SOI fabrication processes. A two-dimensional finite-difference time-domain method is used for the simulations. Measurements are performed on different combinations of 4 samples on the chip. Light coupling efficiency of -8 dB is achieved and tolerances to misalignments in 3 spatial dimensions are provided.</description><identifier>ISSN: 1559-128X</identifier><identifier>EISSN: 2155-3165</identifier><identifier>DOI: 10.1364/AO.51.008090</identifier><identifier>PMID: 23207378</identifier><language>eng</language><publisher>United States</publisher><subject>Computational efficiency ; Computing time ; Couplers ; Diffraction gratings ; Gratings (spectra) ; Joining ; Mathematical analysis ; Misalignment</subject><ispartof>Applied optics (2004), 2012-12, Vol.51 (34), p.8090-8094</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3</citedby><cites>FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,3245,27901,27902</link.rule.ids><backlink>$$Uhttps://www.ncbi.nlm.nih.gov/pubmed/23207378$$D View this record in MEDLINE/PubMed$$Hfree_for_read</backlink></links><search><creatorcontrib>Cabezón, Miguel</creatorcontrib><creatorcontrib>Garcés, Ignacio</creatorcontrib><creatorcontrib>Villafranca, Asier</creatorcontrib><creatorcontrib>Pozo, José</creatorcontrib><creatorcontrib>Kumar, Pragati</creatorcontrib><creatorcontrib>Kaźmierczak, Andrzej</creatorcontrib><title>Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers</title><title>Applied optics (2004)</title><addtitle>Appl Opt</addtitle><description>In this work, we study the possibility of chip-to-chip interconnections via out-of-plane grating couplers or vertical grating couplers (VGCs) fabricated on silicon-on-insulator (SOI) technology. Mathematical and experimental results for the efficiency of coupling light between two such grating couplers have been presented. The VGCs are placed vertically against each other in order to study the effect of spatial misalignments on the light coupling efficiency. Waveguides and VGCs are designed according to standard SOI fabrication processes. A two-dimensional finite-difference time-domain method is used for the simulations. Measurements are performed on different combinations of 4 samples on the chip. Light coupling efficiency of -8 dB is achieved and tolerances to misalignments in 3 spatial dimensions are provided.</description><subject>Computational efficiency</subject><subject>Computing time</subject><subject>Couplers</subject><subject>Diffraction gratings</subject><subject>Gratings (spectra)</subject><subject>Joining</subject><subject>Mathematical analysis</subject><subject>Misalignment</subject><issn>1559-128X</issn><issn>2155-3165</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNo90E1LAzEQBuAgiq3Vm2fZowdTJ8nuJj2W4hcUelCht5Am2RrZbtZkt-C_N2urMDBzeBhmXoSuCUwJK_P7-WpakCmAgBmcoDElRYEZKYtTNE7jDBMq1iN0EeMnACvyGT9HI8oocMbFGK1fXe20b3Aq18S-Vp0Pmf5wLe48Hnqmfd_Wrtlme6cy33fYV7itVWOzJPc2dE6rOtsG1Q3oV9sQL9FZpepor459gt4fH94Wz3i5enpZzJdYsxl0mBqzyTnhwLSyzFBhRZUeoWpDFMm5KJUwhvESGM81V5VWBiiYUhGanhAVm6Dbw942-K_exk7uXNS2Hg70fZSEJccIQJno3YHq4GMMtpJtcDsVviUBOWQp5ytZEHnIMvGb4-Z-s7PmH_-Fx34A9NBvFw</recordid><startdate>20121201</startdate><enddate>20121201</enddate><creator>Cabezón, Miguel</creator><creator>Garcés, Ignacio</creator><creator>Villafranca, Asier</creator><creator>Pozo, José</creator><creator>Kumar, Pragati</creator><creator>Kaźmierczak, Andrzej</creator><scope>NPM</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope></search><sort><creationdate>20121201</creationdate><title>Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers</title><author>Cabezón, Miguel ; Garcés, Ignacio ; Villafranca, Asier ; Pozo, José ; Kumar, Pragati ; Kaźmierczak, Andrzej</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Computational efficiency</topic><topic>Computing time</topic><topic>Couplers</topic><topic>Diffraction gratings</topic><topic>Gratings (spectra)</topic><topic>Joining</topic><topic>Mathematical analysis</topic><topic>Misalignment</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Cabezón, Miguel</creatorcontrib><creatorcontrib>Garcés, Ignacio</creatorcontrib><creatorcontrib>Villafranca, Asier</creatorcontrib><creatorcontrib>Pozo, José</creatorcontrib><creatorcontrib>Kumar, Pragati</creatorcontrib><creatorcontrib>Kaźmierczak, Andrzej</creatorcontrib><collection>PubMed</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Applied optics (2004)</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Cabezón, Miguel</au><au>Garcés, Ignacio</au><au>Villafranca, Asier</au><au>Pozo, José</au><au>Kumar, Pragati</au><au>Kaźmierczak, Andrzej</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers</atitle><jtitle>Applied optics (2004)</jtitle><addtitle>Appl Opt</addtitle><date>2012-12-01</date><risdate>2012</risdate><volume>51</volume><issue>34</issue><spage>8090</spage><epage>8094</epage><pages>8090-8094</pages><issn>1559-128X</issn><eissn>2155-3165</eissn><abstract>In this work, we study the possibility of chip-to-chip interconnections via out-of-plane grating couplers or vertical grating couplers (VGCs) fabricated on silicon-on-insulator (SOI) technology. Mathematical and experimental results for the efficiency of coupling light between two such grating couplers have been presented. The VGCs are placed vertically against each other in order to study the effect of spatial misalignments on the light coupling efficiency. Waveguides and VGCs are designed according to standard SOI fabrication processes. A two-dimensional finite-difference time-domain method is used for the simulations. Measurements are performed on different combinations of 4 samples on the chip. Light coupling efficiency of -8 dB is achieved and tolerances to misalignments in 3 spatial dimensions are provided.</abstract><cop>United States</cop><pmid>23207378</pmid><doi>10.1364/AO.51.008090</doi><tpages>5</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1559-128X |
ispartof | Applied optics (2004), 2012-12, Vol.51 (34), p.8090-8094 |
issn | 1559-128X 2155-3165 |
language | eng |
recordid | cdi_proquest_miscellaneous_1323231006 |
source | OSA Publishing |
subjects | Computational efficiency Computing time Couplers Diffraction gratings Gratings (spectra) Joining Mathematical analysis Misalignment |
title | Silicon-on-insulator chip-to-chip coupling via out-of-plane or vertical grating couplers |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T15%3A39%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Silicon-on-insulator%20chip-to-chip%20coupling%20via%20out-of-plane%20or%20vertical%20grating%20couplers&rft.jtitle=Applied%20optics%20(2004)&rft.au=Cabez%C3%B3n,%20Miguel&rft.date=2012-12-01&rft.volume=51&rft.issue=34&rft.spage=8090&rft.epage=8094&rft.pages=8090-8094&rft.issn=1559-128X&rft.eissn=2155-3165&rft_id=info:doi/10.1364/AO.51.008090&rft_dat=%3Cproquest_cross%3E1323231006%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c390t-2ddb471703cae3d28e8f0902ab1a14786a8dd3760374c7afcad020d6a122328f3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1323231006&rft_id=info:pmid/23207378&rfr_iscdi=true |